Abstract
Allocation deviation is a commonly encountered problem in cache partition mechanism, especially pseudo partition mechanism, such as PIPP. We augment some bits to the line’s status field to store the source core Id of incoming cache requests and sample the whole cache, then quantitatively analyze allocation deviation of multi-core pseudo-partition in shared last-level-cache. And we emphasize some factors that influence allocation deviation, such as the cache quota, the contention of concurrent workingset etc. Furthermore we discuss flexible handling of allocation deviation to benefit to the whole performance according to the cache utility characteristics of the benchmarks. Through our experiments and analysis, we conclude that in pseudo-partition, allocation deviation happens frequently due to the contention and improper cache quota, and it needs to be more flexibly handled.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kalla, R., et al.: Power7: IBM’s Next-Generation Server Processor. IEEE Micro. 30(2), 7–15 (2010)
Swinburne, R.: Intel Core i7 - Nehalem architecture dive (2008), http://www.bit-tech.net
Doweck, J.: Inside Intel Core Microarchitecture and Smart Memory Access. White paper, Intel Corporation (2006), http://download.intel.com/technology/architecture/sma.pdf
Qureshi, M., Patt, Y.: Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. MICRO 39 (2006)
Kaseridis, D., Stuecheli, J., John, L.K.: Bank-aware Dynamic Cache Partitioning for Multicore Architectures. In: ICPP (2009)
Kim, S., Chandra, D., Solihin, Y.: Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture. In: PACT 2004, pp. 111–122 (2004)
Xie, Y., Loh, G.H.: PIPP: Promotion/Insertion Pseudo- Partitioning of Multi-core Shared Caches. In: ISCA 2009, pp. 174–183 (2009)
Kedzierski, K., Moreto, M., Cazorla, F.J., Valero, M.: Adpating Cache Partitioing Algorithms to Pseudo-LRU Replacement Policies. In: IPDPS (2010)
Suh, G.E., et al.: Dynamic partitioning of shared cache memory. Journal of Supercomputing 28(1) (2004)
Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A Full System Simulator Platform. Computer 35(2), 50–58 (2002)
Stone, H.S., Turek, J., Wolf, J.L.: Optimal Partitioning of Cache Memory. IEEE Trans. Computers 41(9), 1054–1068 (1992)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Huang, Z., Zhu, M., Xiao, L. (2012). Analysis of Allocation Deviation in Multi-core Shared Cache Pseudo-partition. In: Jin, D., Lin, S. (eds) Advances in Electronic Engineering, Communication and Management Vol.1. Lecture Notes in Electrical Engineering, vol 139. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-27287-5_75
Download citation
DOI: https://doi.org/10.1007/978-3-642-27287-5_75
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-27286-8
Online ISBN: 978-3-642-27287-5
eBook Packages: EngineeringEngineering (R0)