Abstract
Due to rapid advances in VLSI design technology during the last decade, the complexity and size of circuits have been rapidly increasing, placing a demand on industry for faster and more efficient CAD tools. Physical design is a process of converting the physical description into geometric description. Physical design process is subdivided into four problems: Partitioning, Floor planning, Placement and Routing. Placement phase determines the positions of the cells. Placement constrains are wire-length, area of the die, power minimization and delay. For the area and wire length optimization a modern placer need to handle the large–scale design with millions of object. This thesis work aims to develop an efficient and low time complexity algorithms for placement. This can be achieved by the use of a problem specific genotype encoding, and hybrid, knowledge based techniques, which support the algorithm during the creation of the initial individuals and the optimization process. In this paper a novel memetic algorithm, which is used to solve standard cell placement problem is presented. These techniques are applied to the multithread of the VLSI cell placement problem where the objectives are to reduce power dissipation and wire length while improving performance (delay).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Alpert, C.J., Kahng, A.B.: Netlist Partitioning: A Survey.: Integration. The VLSI Journal, 64–80 (1995)
Areibi, S.: Iterative Improvement Heuristics for the Standard Cell Placement: A Comparison. In: 5th World Multi Conference on Systemics, Cybernetics and Informatics, Orlando, Florida, pp. 89–94 (2001)
Areibi, S., Moussa, M., Abdullah, H.: A Comparison of Genetic/Memetic Algorithms and Other Heuristic Search Techniques. In: International Conference on Artificial Intelligence, Las Vegas, Nevada, pp. 660–666 (2001)
Areibi, S., Thompson, M., Vannelli, A.: A Clustering Utility Based Approach for ASIC Design. In: 14th Annual IEEE International ASIC/SOC Conference, Washington, DC, pp. 248–252 (2001)
Blanks, J.P.: Near Optimal Quadratic Based Placement for a Class of IC Layout Problems. IEEE Circuits and Devices 1(6), 31–37 (1985)
Chang, H., Cooks, L., Hunt, M.: Surviving the SOC Revolution. Kluwer Academic Publishers, London (1999)
Donath, W.E.: Complexity theory and design automation. In: 17th Design Automation Conference, pp. 412–419 (1980)
Etawil, H., Areibi, S., Vannelli, T.: Convex Programming based Attractor-Repeller Approach for Global Placement. In: IEEE International Conference on CAD, San Jose, California, pp. 20–24 (1999)
Garey, M.R., Johnson, D.S.: Computers and Intractability. Freeman, San Francisco (1979)
Goto, S., Kuh, E.: An approach to the two-dimensional placement problem in circuit layout. IEEE Trans., Circuits System, CAS 25(4), 208–214 (1976)
Hagen, L., Kahng, A.B.: A New Approach to Effective Circuit Clustering. In: IEEE International Conference on CAD, pp. 422–427 (1992)
Holland, J.H.: Adaption in Natural and Artificial Systems. University of Michigan, Press, Ann Arbor (1975)
Karger, P.G., Preas, B.T.: Automatic Placement: A Review of Current Techniques. In: Proceedings of The 23rd DAC, Las Vegas, Nevada, pp. 622–629 (1986)
Karypis, G., Aggarwal, R., Kumar, V., Shekhar, S.: Multilevel Hypergraph Partioning: Application in VLSI Design. In: Proceedings of DAC, Las Vegas, Nevada, pp. 526–529 (1997)
Kennings, A.: Cell Placement Using Constructive and Iterative Methods.: PhD thesis, University of Waterloo, Ont. Canada (1997)
Kernighan, B.W., Lin, S.: An Efficient Heuristic Procedure for Partitioning Graphs. The Bell System Technical Journal 49(2), 291–307 (1970)
Mallela, S., Grover, L.K.: Clustering Based Simulated Annealing for Standard Cell Placement. In: Proceedings of The 23rd DAC, Las Vegas, Nevada, pp. 312–317 (1989)
Schuler, D.M., Ulrich, E.: Clustering and Linear Placement. In: Proceedings of Design Automation Conference, Las Vegas, Nevada, pp. 50–56 (1972)
Shahookar, K., Mazumder, P.: VLSI Cell Placement Techniques. ACM Computing Surveys 23(2), 143–220 (1991)
Sun, W., Sechen, C.: Efficient and Effective Placement for Very Large Circuits. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 349–359 (1995)
Yang, Z., Areibi, S.: Global Placement Techniques for VLSI Physical Design Automation. In: 15th International Conference on Computer Applications in Industry and Engineering, San Diego, California (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Subbaraj, P., Sivakumar, P. (2011). Multithreaded Memetic Algorithm for VLSI Placement Problem. In: Panigrahi, B.K., Suganthan, P.N., Das, S., Satapathy, S.C. (eds) Swarm, Evolutionary, and Memetic Computing. SEMCCO 2011. Lecture Notes in Computer Science, vol 7076. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-27172-4_67
Download citation
DOI: https://doi.org/10.1007/978-3-642-27172-4_67
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-27171-7
Online ISBN: 978-3-642-27172-4
eBook Packages: Computer ScienceComputer Science (R0)