Abstract
This paper introduces an approach to analyze the power and energy consumption of a many-core system. The investigation has been done by using the Intel SCC system as an experimental platform. The approach is to collect the time and power profiling of an executing application on the Intel SCC system. And then, we find the total energy consumed for the entire execution. We studied the effects of power and energy consumption in many-core systems by varying different hardware configuration parameters such as number of cores, clock frequency and voltage level. Thus, the many-core system can be explored for its scalability, fitness in operational cost and performance.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proceedings of 22nd Annual International Symposium on Computer Architecture, June 22-24, pp. 392–403 (1995)
Eggers, S.J., Emer, J.S., Leby, H.M., Lo, J.L., Stamm, R.L., Tullsen, D.M.: Simultaneous multithreading: a platform for next-generation processors. IEEE Micro. 17(5), 12–19 (1997)
Lance, H., Basem, N.A., Kunle, O.: A Single-Chip Multiprocessor. IEEE Computer 30(9), 79–85 (1997)
Flynn, M.J., Hung, P., Rudd, K.W.: Deep submicron microprocessor design issues. IEEE Micro. 19(4), 11–22 (1999)
Flynn, M.J., Hung, P.: Microprocessor design issues: thoughts on the road ahead. IEEE Micro. 25(3), 16–31 (2005)
Mattson, T.G., Van der Wijngaart, R.F., Riepen, M., Lehnig, T., Brett, P., Haas, W., Kennedy, P., Howard, J., Vangal, S., Borkar, N., Ruhl, G., Dighe, S.: The 48-core SCC Processor: the Programmer’s View. In: 2010 International Conference for High Performance Computing, Networking, Storage and Analysis (SC), pp. 1–11, 13–19 (November 2010)
Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van Der Wijngaart, R., Mattson, T.: A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In: 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 108–109, 7–11 (February 2010)
Intel Labs, SCC Platform Overview. Intel Many-core Applications Research Community, Revision 0.75 (September 2010)
Jim, H.: Single-Chip Cloud Computer. In: Intel Labs Single-chip Cloud Computer Symposium (February 2010)
Salihundam, P., et al.: A 2 Tb/s 6 4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS. IEEE Journal of Solid-State Circuits 46(4), 757 (2011)
Intel-Tera Scale Computing Research, http://techresearch.intel.com/ResearchAreaDetails.aspx?Id=27
National Center for Computational Science, http://www.nccs.gov/user-support/training-education/hpcparallel-computing-links/mpi-examples/
Snir, M., Otto, S., Huss-Lederman, S., Walker, D., Dongarra, J.: MPI: The Complete Reference. MIT Press (1996)
Van der Wijngaart, R.F., Mattson, T.G., Haas, W.: Light-weight communications on Intel’s single-chip cloud computer processor. SIGOPS Oper. Syst. Rev. 45(1), 73–83 (2011)
Tim, M., van der Rob, W.: RCCE: a Small Library for Many-Core Communication. Intel Many-core Applications Research Community, document version 0.75 (September 2010)
Naffziger, S.: High-Performance Processors in a Power-Limited World. In: VLSI Circuits, 2006 Symposium on Digest of Technical Papers, pp. 93–97 (2006)
Krste, A., et al.: The Lanscape of Parallel Computing Research: A View from Berkeley, EECS techinical report (December 2006)
Brey, B.B.: The Intel Microprocessors 8086/8088, 80186/80188, 80286, 80386, 80486, Pentium and Pentuim Pro Processor: Architecture, Programming and Interfacing, 4th edn., ISBN: 81-203-1220-1
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Thanarungroj, P., Liu, C. (2011). Matrix Multiplication Parallelization on a Many-Core Platform. In: Yang, D. (eds) Informatics in Control, Automation and Robotics. Lecture Notes in Electrical Engineering, vol 133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-25992-0_3
Download citation
DOI: https://doi.org/10.1007/978-3-642-25992-0_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-25991-3
Online ISBN: 978-3-642-25992-0
eBook Packages: EngineeringEngineering (R0)