Abstract
Wormhole-switching and virtual channel flow control are two critical techniques in networks-on-chip (NoCs). In an NoC adopting these two techniques, a packet may hold several virtual channel (vc) resources spanning multiple routers. These vcs constitute a vc chain to the packet. Through observation, we find that the lengths of the vc chains play an important role in the performance of an NoC, and it helps to improve the performance of the network to cut short the vc chains. In this paper, we propose a novel input selection function (ISF) which allows packets spanning in the network in a more compact and consecutive manner, thereby lowering the delay while simultaneously boosting throughput. Owing to the simplicity of the novel ISF, we can implement it with a practical design, incurring a minimal hardware overhead with an additional requirement of storage less than 3.6%. We simulate and evaluate the proposed input selection approach in terms of average delay and throughput. Our experimental results indicate that the proposed ISF is effective in NoC design compared to other ISFs in previous literatures. Though we assume a two-dimensional mesh topology throughout this paper, the proposed ISF can be readily extended to other topologies. Furthermore, it can be coupled with any OSF and any routing algorithm.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ho, R., Mai, K., Horowitz, M.: The future of wires. Proc. IEEEÂ 89(4) (April 2001)
Kumar, A., Peh, L.S., Kundu, P., Jha, N.K.: Express virtual channel: Towards the ideal interconnec- tion networks. In: Proc. of Int. Symp. on Computer Architecture, pp. 150–161 (June 2007)
Arlauskas, R.: iPSC/2 system: A second generation hypercube. In: Proc. Third Conj Hypercube Concurrent Comput. and Appl., pp. 33–36 (1988)
Athas, W.C., Seitz, C.L.: Multicomputers: Message-passing concurrent computers. IEEE Comput. Mag. 21, 9–24 (1988)
Dally, W.J.: Virtual-Channel Flow Control. IEEE Trans. on Parallel and Distributed Systems 3(2), 194–205 (1992)
Dally, W.J.: Express Cubes: Improving the Performance of k-ary n-cube Interconnection Networks. IEEE Trans. on Computers, 1016–1023 (September 1991)
Wang, X., Yu, Z., Xu, H.: Improving Routing Efficiency for Networks-on-Chip Through An Efficient Input Selection Strategy. In: Proc. of Int. Conf. on Instrumentation, Measurement, Circuits and Systems (2011)
Kermani, P., Kleinrock, L.: Virtual cut-through: A new computer communication switching technique. Computer Networks 3(4), 267–286 (1979)
Dally, W.J., Aoki, H.: Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels. IEEE Trans. on Parallel and Distributed Systems 4(4), 466–475 (1993)
Hu, J., Marculescu, R.: DyAD Smart Routing for Networkson- Chip. In: Proc. of ACM/IEEE Design Automation Conf., pp. 260–263 (June 2004)
Ni, L.M., McKinley, P.K.: A survey of wormhole routing techniques in direct networks. IEEE Trans. Computers 76, 62–76 (1993)
Glass, C.J., Ni, L.M.: The Turn Model for Adaptive Routing. Journal of the ACM 41(5), 874–902 (1994)
Chiu, G.M.: The Odd-Even Turn Model for Adaptive Routing. IEEE Trans. Parallel and Distributed Systems 11(7), 729–738 (2000)
Duato, J.: A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel Distributed Systems 6(10), 1055–1067 (1995)
Li, M., Zeng, Q.A., Jone, W.B.: DyXYA Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Networks on Chip. In: Proc. ACM/IEEE Design Automation Conf., pp. 849–852 (July 2006)
Weller, T., Hajek, B.: Comments on an optimal shortest-path routing policy for network computers with regular mesh-connected topologies. IEEE Trans. on Computers 43(7), 862–863 (1994)
Wu, J.: An optimal routing policy for mesh-connected topologies. In: Proc. of International Parallel Processing Conf., vol. 1, pp. 267–270 (1996)
Feng, W., Shin, K.G.: Impact of Selection Functions on Routing Algorithm Performance in Multicomputer Networks. In: Proc. of Conf. on Supercomputing, pp. 132–139 (1997)
Schwiebert, L.: A performance evaluation of fully adaptive wormhole routing including selection function choice. In: Proc. of of the IEEE Performance, Computing, and Communications Conference, pp. 117–123 (February 2000)
MartÃnez, J.C., Silla, F., López, P., Duato, J.: On the Influence of the Selection Function on the Performance of Networks of Workstations. In: Valero, M., Joe, K., Kitsuregawa, M., Tanaka, H. (eds.) ISHPC 2000. LNCS, vol. 1940, pp. 292–299. Springer, Heidelberg (2000)
Kim, J., Park, D., Theocharides, T., Vijaykrishnan, N., Das, C.R.: A Low Latency Router Supporting Adaptivity for On-Chip Interconnects. In: Proc. of Conf. on Design Automation, pp. 559–564 (2005)
Koibuchi, M., Jouraku, A., Amano, H.: MMLRU selection function: a simple and efficient output selection function in adaptive routing. IEICE Trans. on Information and Systems, 109–118 (2005)
Koibuchi, M., Jouraku, A., Funahashi, A., Amano, H.: MMLRU selection function: An output selection function on adaptive routing. In: International Conf. on Parallel and Distributed Computing Systems, pp. 1–6 (August 2001)
Ascia, G., Catania, V., Palesi, M., Patti, D.: Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip. IEEE Trans. on Computers 57(6) ( June 2008)
Gratz, P., Grot, B., Keckler, S.W.: Regional Congestion Awareness for Load Balance in Networks-on-Chip. In: Proc. of the 14th International Symp. on High-Performance Computer Architecture, pp. 203–214 (2008)
Zeferino, C.A., Kreutz, M.E., Susin, A.A.: RASoC: A router soft-core for Networks-on-Chip. In: Designers Forum - DATE, France, pp. 198–203 (2004)
Kavaldjiev, N., Smit, G.J.M., Jansen, P.G.: A virtual channel router for on-chip networks. In: IEEE International SOC Conf., USA, pp. 289–293 (2004)
Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)
Wu, D., Al-Hashimi, B.M., Schmitz, M.T.: Improving routing efficiency for Network-on-Chip through contention-aware input selection. In: Proc. of the 2006 Conf. on Asia South Pacific Design Automation (ASP-DAC), pp. 24–27 (January 2006)
Schmitz, M.T., Al Hashimi, B.M., Eles, P.: System-level design techniques for energy-efficient embedded systems. Kluwer Academic Publishers (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, X., Yu, Z., Xu, H. (2012). A Simple and Efficient Input Selection Function for Networks-on-Chip. In: Bononi, L., Datta, A.K., Devismes, S., Misra, A. (eds) Distributed Computing and Networking. ICDCN 2012. Lecture Notes in Computer Science, vol 7129. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-25959-3_39
Download citation
DOI: https://doi.org/10.1007/978-3-642-25959-3_39
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-25958-6
Online ISBN: 978-3-642-25959-3
eBook Packages: Computer ScienceComputer Science (R0)