Advertisement

Design Methodology of Asynchronous Comparator/Mux

  • Xiaobo Jiang
  • Desheng Ye
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 134)

Abstract

This paper discusses a new type of low-power asynchronous comparator-mux. The asynchronous design stabilizes the data input into the comparator and multiplexer to avoid glitches and transition data generated in the synchronous circuit due to the asynchronization between the comparator and multiplexer. It also leads to a decrease in power consumption. For a 16-bit comparator-mux, the asynchronous design uses just 40.6% of the power of the synchronous design. With the bit width increases, the power consumption of the asynchronous design is much lower than the corresponding synchronous design.

Keywords

Asynchronous circuit comparator-mux low-power consumption low density parity checking code 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Usami, K., Horowitz, M.: Clustered Voltage Scaling Technique for Low Power Design. In: Proceedings of the 1995 International Symposium on Low Power Design, California, pp. 3–8 (1995)Google Scholar
  2. 2.
    Kuroda, T., Suzuke, K., et al.: Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design. IEEE Journal of Solid-State Circuits 33(3), 454–462 (1998)CrossRefGoogle Scholar
  3. 3.
    Jiang, X., Nie, Z.-H.: Low Computational Complexity Algorithms of LDPC Decoder for CMMB. Acta Electronica Sinica (July 2010)Google Scholar
  4. 4.
    Cheng, S.-W.: A High-Speed Magnitude Comparator with Small Transistor Count. Electronics, Circuits and Systems 3, 1168–1171 (2003)Google Scholar
  5. 5.
    Kim, J.-Y., Yoo, H.-J.: Bitwise Competition Logic for Compact Digital Comparator. In: The 2007 IEEE Solid-State Circuits Conference, November 12-14, pp. 59–62. IEEE, Asian (2007)Google Scholar
  6. 6.
    Chang, H.-E., Huang, J.-D.: Input Selection Encoding for Low Power Multiplexer Tree. IEEE (2007) 1-4244-0583-1Google Scholar
  7. 7.
    Li, N.-S., Huang, J.-D.: Low Power Multiplexer Tree Design Using Dynamic Propagation Path Control. IEEE (2008) 1-4244-2342-2Google Scholar
  8. 8.
    Johnson, D., Akella, V.: Design and Analysis of Asynchronous Adders. IEEE Proceedings of Computers and Digital Techniques 145(1), 1–8 (1998)CrossRefGoogle Scholar
  9. 9.
    Liu, Y., Furber, S.B.: The Design of an Asynchronous Carry-Lookahead Adder Based on Data Characteristics. Springer, Berlin (2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  1. 1.School of Electronic and Information EngineeringSouth China University of TechnologyGuangzhouChina

Personalised recommendations