Abstract
This paper discusses a new type of low-power asynchronous comparator-mux. The asynchronous design stabilizes the data input into the comparator and multiplexer to avoid glitches and transition data generated in the synchronous circuit due to the asynchronization between the comparator and multiplexer. It also leads to a decrease in power consumption. For a 16-bit comparator-mux, the asynchronous design uses just 40.6% of the power of the synchronous design. With the bit width increases, the power consumption of the asynchronous design is much lower than the corresponding synchronous design.
Grant from China National Natural Science Foundation fund: 60976031 grant from Basic Research Fund of South China University of Technology: 2009ZM0310 grant from fund of Science and Technology Department of Guangdong Province: 2009B080701060, 2010A080402015.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Usami, K., Horowitz, M.: Clustered Voltage Scaling Technique for Low Power Design. In: Proceedings of the 1995 International Symposium on Low Power Design, California, pp. 3–8 (1995)
Kuroda, T., Suzuke, K., et al.: Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design. IEEE Journal of Solid-State Circuits 33(3), 454–462 (1998)
Jiang, X., Nie, Z.-H.: Low Computational Complexity Algorithms of LDPC Decoder for CMMB. Acta Electronica Sinica (July 2010)
Cheng, S.-W.: A High-Speed Magnitude Comparator with Small Transistor Count. Electronics, Circuits and Systems 3, 1168–1171 (2003)
Kim, J.-Y., Yoo, H.-J.: Bitwise Competition Logic for Compact Digital Comparator. In: The 2007 IEEE Solid-State Circuits Conference, November 12-14, pp. 59–62. IEEE, Asian (2007)
Chang, H.-E., Huang, J.-D.: Input Selection Encoding for Low Power Multiplexer Tree. IEEE (2007) 1-4244-0583-1
Li, N.-S., Huang, J.-D.: Low Power Multiplexer Tree Design Using Dynamic Propagation Path Control. IEEE (2008) 1-4244-2342-2
Johnson, D., Akella, V.: Design and Analysis of Asynchronous Adders. IEEE Proceedings of Computers and Digital Techniques 145(1), 1–8 (1998)
Liu, Y., Furber, S.B.: The Design of an Asynchronous Carry-Lookahead Adder Based on Data Characteristics. Springer, Berlin (2005)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jiang, X., Ye, D. (2011). Design Methodology of Asynchronous Comparator/Mux. In: Zheng, D. (eds) Advances in Electrical Engineering and Electrical Machines. Lecture Notes in Electrical Engineering, vol 134. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-25905-0_42
Download citation
DOI: https://doi.org/10.1007/978-3-642-25905-0_42
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-25904-3
Online ISBN: 978-3-642-25905-0
eBook Packages: EngineeringEngineering (R0)