Skip to main content

Modular FPGA-Based Digital Multi-beamforming Intermediate Frequency Receiver for Radar

  • Conference paper
  • First Online:
  • 3523 Accesses

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 134))

Abstract

The development of intermediate frequency (IF) receiver for radar is from analog system to digital system. A modular field programmable gate array (FPGA)-based digital multi-beamforming IF receiver is given in this paper. A modular hardware description language (HDL) code is developed for Virtex-6 FPGA of digital IF receiver module, with multi-channels sampling at up to 400 MegaHerz (MHz). The system consists of quadrature demodulate module, fractional delay filters module and beamforming module. A brief description of these modules is presented, and the quantization error between the ideal floating-point data type and the fixed-point data type which is implemented in the FPGA is simulated. The result shows that the FPGA-based digital multi-beamforming IF receiver provides a high-performance method for radar application.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Park, B.K., Boric, L.O., Lubecke, V.M.: Arctangent Demodulation With DC Offset Compensation in Quadrature Doppler Radar Receiver System. IEEE Transactions on Microwave Theory and Techniques 55(5), 1073–1079 (2007)

    Article  Google Scholar 

  2. Galvan, E., Torralba, A., Franquelo, L.G.: ASIC implementation of a digital tachometer with high precision in a wide speed range. IEEE Transactions on Industrial Electronics 43(6), 655–660 (1996)

    Article  Google Scholar 

  3. Aung, M., Dinavahi, V.: FPGA-based Real-Time Emulation of Power Electronic Systems with Detailed Representation of Device Characteristics. IEEE Transactions on Industrial Electronics 58(1), 358–368 (2011)

    Article  Google Scholar 

  4. Jones, J.D., Pei, J.: Embedded Algorithm Within an FPGA to Classify Nonlinear Single-Degree-of-Freedom Systems. IEEE Sensor Journal 9(11), 1486–1493 (2009)

    Article  Google Scholar 

  5. Smith, F., Mostert, S.: Total Ionizing Dose Mitigation by Means of Reconfigurable FPGA Computing. IEEE Transactions on Nuclear Science 54(4), 1343–1349 (2007)

    Article  Google Scholar 

  6. Van Trees, H.L.: Optimum array processing. John Wiley, New York (2002)

    Book  Google Scholar 

  7. Veen, B.D.V., Bucklev, K.M.: Beamforming: A versatile approach to spatial filtering. IEEE ASSP Magazine 5(2), 4–24 (1988)

    Article  Google Scholar 

  8. Lei, L., Joni, P.L., Alex, B.G., Chong, M.S.E.: Robust Adaptive Beamforming in Partly Calibrated Sparse Sensor Arrays. IEEE Transactions on Signal Processing 58(3), 1661–1667 (2010)

    Article  MathSciNet  Google Scholar 

  9. Alex, B.G., Nicholas, D.S., Shahram, S., Mats, B., Bjorn, O.: Convex Optimization-Based Beamforming: From receive to transmit and network designs. IEEE Signal Processing Magazine 27(3), 62–75 (2010)

    Article  Google Scholar 

  10. Zhao, H., Yu, J.: A simple and efficient design of variable fractional delay FIR filters. IEEE Transactions on Circuits and System II 53(2), 157–160 (2006)

    Article  Google Scholar 

  11. Virtex-6 FPGA Overview, http://www.xilinx.com

  12. Gaj, K., Cheah, C., Friedman, E.G., Feldman, M.J.: Functional modeling of RSFQ circuits using Verilog HDL. IEEE Transactions on Applied Superconductivity 7(2), 3151–3154 (1997)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Hongtao Li .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Li, H., Zhuang, S., He, Y., Zhu, X. (2011). Modular FPGA-Based Digital Multi-beamforming Intermediate Frequency Receiver for Radar. In: Zheng, D. (eds) Advances in Electrical Engineering and Electrical Machines. Lecture Notes in Electrical Engineering, vol 134. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-25905-0_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-25905-0_3

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-25904-3

  • Online ISBN: 978-3-642-25905-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics