Reed-Solomon Decoder Architecture Using Bit-Parallel Systolic Multiplier
Reed-Solomon (RS) codes play an important role in providing error protection and data integrity. Design of a scalable RS decoder is implemented with Bit-Parallel Systolic Multiplier. This bit-parallel multiplier is defined from All-One Polynomial. This can perform higher data throughput rate with shorter latency. As compared to other decoder architecture design the proposed work consist of less arithmetic operations and gate count is also comparably less.
KeywordsRS Decoder Bit-Parallel All-One Polynomial
Unable to display preview. Download preview PDF.
- 1.Yeo, J.-C., Hsu, H.-Y., Wu, A.-Y.: A Scalable Reed-Solomon Decoding processor based on Unified finite-field processing element design. In: IEEE Workshop, pp. 148–151 (October 2004)Google Scholar
- 2.Lee, C.-Y., Lu, E.-H., Lee, J.-Y.: Bit-Parallel Systolic Multipliers for GF(2m) Fields Defined by All-One Polynomials. IEEE Transaction on Computers 50(5) (May 2001)Google Scholar
- 3.Sklar, B.: Digital Communications, Fundamentals and ApplicationsGoogle Scholar
- 4.Ilanchezhian, P., Parvathi, R.M.S.: Low Power Reed Solomon Codes Based Power Utilllization SystemGoogle Scholar