Abstract
This paper describes a method of developing energy-efficient run-time reconfigurable hardware designs. The key idea is to systematically deactivate part of the hardware using word-length optimisation techniques, and then select the most optimal reconfiguration strategy: multiple bitstream reconfiguration or component multiplexing. When multiplexing between different parts of the circuit, it may not always be possible to gate the clock to the unwanted components in FPGAs. Different methods of achieving the same effect while minimising the area used for the control logic are investigated. A model is used to determine the conditions under which reconfiguring the bitstream is more energy-efficient than multiplexing part of the design, based on power measurements taken on 130nm and 90nm devices. Various case studies, such as ray tracing, B–Splines, vector multiplication and inner product are used to illustrate this approach.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26(2), 203–215 (2007)
Becker, J., Hübner, M., Hettich, G., Constapel, R., Eisenmann, J., Luka, J.: Dynamic and partial FPGA exploitation. Proceedings of the IEEE 95(2), 438–452 (2007)
Courtney, T., Turner, R., Woods, R.: Mapping multi-mode circuits to LUT-based FPGA using embedded MUXes. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 318–327. IEEE Computer Society Press, Los Alamitos (2002)
Luk, W., Shirazi, N., Cheung, P.Y.K.: Modelling and optimising run-time reconfigurable systems. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 167–176. IEEE Computer Society Press, Los Alamitos (1996)
Turner, R.H., Woods, R.F.: Design flow for efficient FPGA reconfiguration. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 972–975. Springer, Heidelberg (2003)
Farrahi, A.H., Sarrafzadeh, M.: FPGA technology mapping for power minimization. In: Hartenstein, R.W., Servit, M.Z. (eds.) FPL 1994. LNCS, vol. 849, pp. 66–77. Springer, Heidelberg (1994)
Klein, M.: Power considerations in 90nm FPGA designs. Xcell Journal (Fourth Quarter), 56–59 (2005)
Stephenson, J.: Design guidelines for optimal results in FPGAs. Altera (2005), http://www.altera.com/literature/cp/fpgas-optimal-results-396.pdf
Zhang, Y., Roivainen, J., Mämmelä, A.: Clock-gating in FPGAs: A novel and comparative evaluation. In: Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, pp. 584–590 (August 2006)
Cadenas, O., Megson, G.: Power performance with gated clocks of a pipelined Cordic core. In: Proceedings of the 5th International Conference on ASIC, vol. 2, pp. 1226–1230. IEEE, Los Alamitos (2003)
Osborne, W.G., Luk, W., Coutinho, J.G.F., Mencer, O.: Reconfigurable design with clock gating. In: Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp. 187–194. IEEE, Los Alamitos (2008)
Brooks, D., Martonosi, M.: Value-based clock gating and operation packing: Dynamic strategies for improving processor power and performance. ACM Transactions on Computer Systems 18(2), 89–126 (2000)
Moshnyaga, V.G.: Reducing switching activity of subtraction via variable truncation of the most-significant bits. Journal of VLSI Signal Processing Systems 33(1), 75–82 (2003)
Styles, H., Luk, W.: Exploiting program branch probabilities in hardware compilation. IEEE Transactions on Computers 53(11), 1408–1419 (2004)
Bondalapati, K., Prasanna, V.K.: Dynamic precision management for loop computations on reconfigurable architectures. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 249–258. IEEE Computer Society Press, Los Alamitos (1999)
Lee, D., Abdul Gaffar, A., Cheung, R.C.C., Mencer, O., Luk, W., Constantinides, G.A.: Accuracy-guaranteed bit-width optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25(10), 1990–2000 (2006)
Quinlan, D.J., Schordan, M., Yi, Q., Saebjornsen, A.: Classification and utilization of abstractions for optimization. In: Margaria, T., Steffen, B. (eds.) ISoLA 2004. LNCS, vol. 4313, pp. 57–73. Springer, Heidelberg (2006)
Luk, W., Shirazi, N., Cheung, P.Y.K.: Compilation tools for run-time reconfigurable designs. In: Proceedings IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 56–65. IEEE Computer Society Press, Los Alamitos (1997)
Shirazi, N., Luk, W., Cheung, P.Y.K.: Automating production of run-time reconfigurable designs. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 147–156. IEEE Computer Society Press, Los Alamitos (1998)
Becker, T., Luk, W., Cheung, P.Y.K.: Enhancing relocatability of partial bitstreams for run-time reconfiguration. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 35–44. IEEE Computer Society Press, Los Alamitos (2007)
Paulsson, K., Hübner, M., Becker, J.: On-line optimization of FPGA power-dissipation by exploiting run-time adaption of communication primitives. In: Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design, pp. 173–178. ACM, New York (2006)
Becker, T., Jamieson, P., Luk, W., Cheung, P.Y.K., Rissa, T.: Power characterisation for the fabric in fine-grain reconfigurable architectures. In: Proceedings of the 5th Southern Conference on Programmable Logic, pp. 77–82. IEEE, Los Alamitos (2009)
Griese, B., Vonnahme, E., Porrmann, M., Rückert, U.: Hardware support for dynamic reconfiguration in reconfigurable SoC architectures. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 842–846. Springer, Heidelberg (2004)
Becker, J., Hübner, M., Ullmann, M.: Power estimation and power measurement of Xilinx Virtex FPGAs: Trade-offs and limitations. In: Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, pp. 283–288. IEEE Computer Society, Los Alamitos (2003)
Jiang, J., Luk, W., Rueckert, D.: FPGA-based computation of free-form deformations. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 1057–1061. Springer, Heidelberg (2003)
Styles, H., Luk, W.: Compilation and management of phase-optimized reconfigurable systems. In: Proceedings of the International Conference on Field Programmable Logic and Applications, pp. 311–316. IEEE, Los Alamitos (2005)
Wilton, S.J., Ang, S.S., Luk, W.: The impact of pipelining on energy per operation in Field-Programmable Gate Arrays. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 719–728. Springer, Heidelberg (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Osborne, W.G., Luk, W., Coutinho, J.G.F., Mencer, O. (2011). Energy Reduction by Systematic Run-Time Reconfigurable Hardware Deactivation. In: Stenström, P. (eds) Transactions on High-Performance Embedded Architectures and Compilers IV. Lecture Notes in Computer Science, vol 6760. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24568-8_18
Download citation
DOI: https://doi.org/10.1007/978-3-642-24568-8_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24567-1
Online ISBN: 978-3-642-24568-8
eBook Packages: Computer ScienceComputer Science (R0)