Skip to main content

Multi-core and Network Aware MPI Topology Functions

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 6960))

Abstract

MPI standard offers a set of topology-aware interfaces that can be used to construct graph and Cartesian topologies for MPI applications. These interfaces have been mostly used for topology construction and not for performance improvement. To optimize the performance, in this paper we use graph embedding and node/network architecture discovery modules to match the communication topology of the applications to the physical topology of multi-core clusters with multi-level networks. Micro-benchmark results show considerable improvement in communication performance when using weighted and network-aware mapping. We also show that the implementation can improve communication and execution time of the applications.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. IESP: International Exascale Software Project, http://www.exascale.org/

  2. MPI Forum: MPI: A Message-Passing Interface Standard, version 2.2 (September 2009)

    Google Scholar 

  3. IBTA: InfiniBand Architecture Specification (2007), http://www.infinibandta.org/

  4. Hatazaki, T.: Rank reordering strategy for MPI topology creation functions. In: Alexandrov, V.N., Dongarra, J. (eds.) PVM/MPI 1998. LNCS, vol. 1497, pp. 188–195. Springer, Heidelberg (1998)

    Chapter  Google Scholar 

  5. Träff, J.L.: Implementing the MPI Process Topology Mechanism. In: ACM/IEEE Conference on Supercomputing, pp. 1–14. IEEE CS, Los Alamitos (2002)

    Google Scholar 

  6. Träff, J.L.: SMP-aware Message Passing Programming. In: 17th IEEE Parallel and Distributed Processing Symposium (IPDPS), p. 56. IEEE CS, Washington (2003)

    Google Scholar 

  7. Berti, G., Träff, J.L.: What MPI could (and cannot) do for mesh-partitioning on non-homogeneous networks. In: Mohr, B., Träff, J.L., Worringen, J., Dongarra, J. (eds.) PVM/MPI 2006. LNCS, vol. 4192, pp. 293–302. Springer, Heidelberg (2006)

    Chapter  Google Scholar 

  8. Mercier, G., Clet-Ortega, J.: Towards an Efficient Process Placement Policy for MPI Applications in Multicore Environments. In: Ropo, M., Westerholm, J., Dongarra, J. (eds.) PVM/MPI. LNCS, vol. 5759, pp. 104–115. Springer, Heidelberg (2009)

    Chapter  Google Scholar 

  9. Pellegrini, F.: Scotch and libScotch 5.1 User’s Guide. Bacchus team, INRIA Bordeaux Sud-Ouest (2010), https://gforge.inria.fr/docman/view.php/248/5709/scotch_user5.1.pdf

  10. Jeannot, E., Mercier, G.: Near-Optimal Placement of MPI processes on Hierarchical NUMA Architectures. In: Proceedings of EuroPar 2010 Conference, Italy (2010)

    Google Scholar 

  11. Hoefler, T., Rabenseifner, R., Ritzdorf, H., de Supinski, B.R., Thakur, R., Träff, J.L.: The Scalable Process Topology Interface of MPI 2.2. J. Concurr. Comp.-Pract. E., vol. 23(4), pp. 293–310. John Wiley & Sons, Ltd., Chichester (2010)

    Google Scholar 

  12. Bhatele, A., Gupta, G., Kale, L.V., Chun, I.H.: Automated Mapping of Regular Communication Graphs on Mesh Interconnects. In: 17th International Conference on High Performance Computing (HiPC). IEEE CS, Washington (2010)

    Google Scholar 

  13. MVAPICH: MPI Over InfiniBand, 10GigE/iWARP and RoCE, http://mvapich.cse.ohio-state.edu/

  14. Broquedis, F., Clet-Ortega, J., Moreaud, S., Furmento, N., Goglin, B., Mercier, G., Thibault, S., Namyst, R.: hwloc: A Generic Framework for Managing Hardware Affinities in HPC Applications. In: Proceedings of the 18th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2010), Italy (2010)

    Google Scholar 

  15. Mellanox Technologies, http://www.mellanox.com/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Rashti, M.J., Green, J., Balaji, P., Afsahi, A., Gropp, W. (2011). Multi-core and Network Aware MPI Topology Functions. In: Cotronis, Y., Danalis, A., Nikolopoulos, D.S., Dongarra, J. (eds) Recent Advances in the Message Passing Interface. EuroMPI 2011. Lecture Notes in Computer Science, vol 6960. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24449-0_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-24449-0_8

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-24448-3

  • Online ISBN: 978-3-642-24449-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics