Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 6951))

Abstract

Sub-threshold operation is an efficient solution for ultra low power applications. However, it is very sensitive to process variability which can impact the robustness and effective performance of the circuit. On the other hand this sensitivity decreases as we move towards near-threshold operation.

In this paper, the impact of variability on sub-threshold and near-threshold circuit performance is investigated through analytical modeling and circuit simulation in a 65 nm industrial low power CMOS process. We show that variability moves the effective minimum energy point towards the near threshold region. Thus, we demonstrate that when variability is taken into account, a complete model that includes the near threshold (moderate inversion) region is necessary in order to correctly model circuit performance around the minimum energy point. Finally, we present the resulting speed-consumption trade-off in a variability-aware analysis of sub-threshold and near-threshold operation.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Vittoz, E.: Weak inversion for ultimate low-power logic. In: Piguet, C. (ed.) Low-Power CMOS Circuits. CRC, Boca Raton (2006)

    Google Scholar 

  2. Wang, A., Chandrakasan, A.: A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits 40(1), 310–319 (2004)

    Article  Google Scholar 

  3. Hanson, S., Zhai, B., Blaauw, D., Sylvester, D., Bryant, A., Wang, X.: Energy optimality and variability in subthreshold design. In: Proceedings of the 2006 International Symposium on IEEE, Low Power Electronics and Design, ISLPED 2006, pp. 363–365 (2007)

    Google Scholar 

  4. Verma, N., Kwong, J., Chandrakasan, A.: Nanometer MOSFET variation in minimum energy subthreshold circuits. IEEE Transactions on Electron Devices 55(1), 163–174 (2007)

    Article  Google Scholar 

  5. Bol, D., Ambroise, R., Flandre, D., Legat, J.: Interests and limitations of technology scaling for subthreshold logic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17(10), 1508–1519 (2009)

    Article  Google Scholar 

  6. Bol, D., Kamel, D., Flandre, D., Legat, J.: Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic. In: Proceedings of the 14th ACM/IEEE International Symposium on Low Power Electronics and Design, pp. 3–8. ACM, New York (2009)

    Google Scholar 

  7. Calhoun, B., Chandrakasan, A.: Characterizing and modeling minimum energy operation for subthreshold circuits. In: Proceedings of the 2004 International Symposium on IEEE, Low Power Electronics and Design, ISLPED 2004, pp. 90–95 (2005)

    Google Scholar 

  8. Bol, D.: Pushing ultra-low-power digital circuits into the nanometer era. Ph.D. dissertation, University of California (2008)

    Google Scholar 

  9. Markovic, D., Wang, C., Alarcon, L., Rabaey, J.: Ultralow-power design in near-threshold region. Proceedings of the IEEE 98(2), 237–252 (2010)

    Article  Google Scholar 

  10. Jespers, P.: The Gm/ID Methodology, a Sizing Tool for Low-voltage Analog CMOS Circuits. In: The Semi-empirical and Compact Model Approaches. Springer, Heidelberg (2009)

    Google Scholar 

  11. Seok, M., Hanson, S., Sylvester, D., Blaauw, D.: Analysis and optimization of sleep modes in subthreshold circuit design. In: Proceedings of the 44th Annual Design Automation Conference, pp. 694–699. ACM, New York (2007)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Slimani, M., Silveira, F., Matherat, P. (2011). Variability-Speed-Consumption Trade-off in Near Threshold Operation. In: Ayala, J.L., García-Cámara, B., Prieto, M., Ruggiero, M., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2011. Lecture Notes in Computer Science, vol 6951. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24154-3_31

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-24154-3_31

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-24153-6

  • Online ISBN: 978-3-642-24154-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics