Advertisement

The Study on RF Front-End Circuit Design Based on Low-Noise Amplifier Architecture

  • Zhao San-ping
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 236)

Abstract

In this paper, a low power, high linearity and high gain front-end circuit with novel LNA in 0.18μm CMOS technology for 5.2 GHz wireless applications is proposed. By employing current-bleeding and current-enhanced techniques, the conversion gain and the linearity can be increased and the power consumption is reduced. The complementary common-gate LNA is adopted to reduce noise and to improve linearity. With the LO power of 0 dBm, the proposed front-end circuit has conversion gain of 18.4 dB, input 1-dB compression point of -16 dBm and IIP3 of -6 dBm, while it consumes only 9.4mW. The chip size including pads is 0.767mm × 0.96mm.

Keywords

RF Front-end Circuit Low-noise Amplifier 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Bevilacqua, Niknejad, A.M.: An Ultra-Wide Band CMOS LNA for 3.1 to 10.6 GHz Wireless Receiver. In: IEEE ISSCC, vol. 1, pp. 382–533 (2004)Google Scholar
  2. 2.
    Bruccoleri, F., Klumperink, E.A.M., Nauta, B.: Noise canceling in wideband CMOS LNAs. In: IEEE ISSCC, vol. 1, pp. 406–407 (2002)Google Scholar
  3. 3.
    Ben Amor, M., Fakhfakh, A., Mnif, H., Loulou, M.: Dual Band CMOS LNA Design With Current Reuse Topology. In: IEEE DTIS, pp. 57–61 (2006)Google Scholar
  4. 4.
    Myoung, N.G., Kang, H.S., et al.: Low-Voltage, Low-Power and High-Gain Mixer Based on Unbalanced Mixer Cell. In: IEEE EMICC, pp. 395–398 (2006)Google Scholar
  5. 5.
    Vidojkovic, V., Tang, J.V.D., Leeuwenburgh, A., Oermund, A.H.M.V.: A Low-Voltage Folded-Switching Mixer in 0.18-μm CMOS. In: IEEE JSSC, vol. 40, pp. 1259–1264 (June 2005)Google Scholar
  6. 6.
    Vidojkovic, V., Tang, J.V.D., Leeuwenburgh, A., Roermund, A.V.: A High Gain, Low Voltage Folded-Switching Mixer with Current-Reuse in 0.18-μm CMOS. In: IEEE RFIC Symp., pp. 31–34 (2004)Google Scholar
  7. 7.
    Reja, M., Moze, K., Filanovsky, I.: A Novel 0.6V CMOS Folded Gilbert-Cell Mixer for UWB Application. In: IEEE SOCC, pp. 169–172 (2008)Google Scholar
  8. 8.
    Cusmai, G., Brandolini, M., Rossi, P., Svelto, F.: A 0.18-μm CMOS Selective Receiver Front-end for UWB applications. In: IEEE JSSC, vol. 41(8) (2006)Google Scholar
  9. 9.
    Phan, T.-A., Kim, C.-W., et al.: Low Noise and High Gain CMOS Down Conversion Mixer. In: IEEE ICCCAS, vol. 2, pp. 1191–1194 (2004)Google Scholar
  10. 10.
    Ong, H.K.F., Choi, Y.B., Yeoh, W.G.: A Variable Gain CMOS RF front-end for 5 GHz Applications. In: IEEE RFIT, pp. 314–317 (2007)Google Scholar
  11. 11.
    Wang, X., Weber, R.: A Novel Low Power Low Boltage LNA and Mixer for WLAN IEEE 802.11a Standard. In: IEEE SMIC, pp. 231–234 (2004) Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Zhao San-ping
    • 1
  1. 1.Hebi Vocational and Technical CollegeChina

Personalised recommendations