Accuracy Analysis of Power Characterization and Modeling
This paper presents a study on accuracy analysis of power models used for high-level power analysis in a chip design. The purpose is to find factors that are not modeled properly or not yet put into consideration. Different methods of characterizing input capacitance, effects of previous input states and input curves are discussed based on the comparisons with SPICE simulation results using 90nm bulk CMOS and 32nm Metal Gate/High-K Predictive Technology Model (PTM) models.
KeywordsPower Model Power Analysis
Unable to display preview. Download preview PDF.
- 2.Ackalloor, B., Gaitonde, D.: An Overview of Library Characterization in Semi-Custom Design. In: Custom Integrated Circuits Conference (1998)Google Scholar
- 3.Rabe, D.: Accurate Power Analysis of Integrated CMOS Circuits on Gate Level (2001)Google Scholar
- 5.Raja, S., Varadi, F., Becer, M., Geada, J.: Transistor Level Gate Modeling for Accurate and Fast Timing, Noise, and Power Analysis. In: DAC 2008, June 8-13 (2008)Google Scholar
- 6.CCS Power Technical White Paper. Synopsys, Inc. (2006)Google Scholar
- 7.Goyal, R., Kumar, N.: Current Based Delay Models: A Must For Nanometer Timing (2005)Google Scholar
- 8.Acar, E., Arunachalam, R., Nassif, S.R.: Predicting short circuit power from timing models. In: Design Automation Conference, 2003, Asia and South Pacific (2003)Google Scholar
- 9.CCS Timing Technical White Paper. Synopsys, Inc. (2006)Google Scholar