Abstract
A locally recurrent neural network based fault detection and isolation approach is presented. A model of the system under test is created by means of a dynamic neural network. The fault detection is performed on the basis of the statistical analysis of the residual provided by the estimated density shaping of residuals in the case of nominal value of all the parameters, made of a simply neural network. The approach is illustrated by using the Rössler hyperchaotic system.
Chapter PDF
Similar content being viewed by others
References
Bandlerand, J.W., Salama, A.: Fault diagnosis of analog circuits. In: Proc. IEEE ISCAS, pp. 1279–1325 (1985)
Abderrahman, A., Cerny, E., Kaminska, B.: Optimization Based Multifrequency Test Generation for Analog Circuits. Journal of Electronic Testing: Theory and Applications 9(1-2), 59–73 (1996)
Cherubal, S., Chatterjee, A.: Test Generation Based Diagnosis of Device Parameters for Analog Circuits. In: Proc. Design, Automation and Test in Europe Conf., pp. 596–602 (2001)
Cherubal, S., Chatterjee, A.: Test Generation Based Diagnosis of Device Parameters for Analog Circuits. In: Proc. Design, Automation and Test in Europe Conf., pp. 596–602 (2001)
Prasannamoorthy, V., Devarajan: Frequency domain technique for fault diagnosis in analog circuits-software and hardware implementation. Journal of Theoretical and Applied Information Technology 005 - 2010 JATIT & LLS
Zhou, L., Shi, Y., Zhao, G., Zhang, W., Tang, H., Su, L.: Soft-Fault Diagnosis of Analog Circuit with Tolerance Using Mathematical Programming. Journal of Communication and Computer 7(5) (Serial No.66) ISSN 1548-7709
Devarayanadurg, G., Soma, M.: Analytical Fault Modeling and Static Test Generation for Analog ICs. In: Proc. Int. Conf. on Computer-Aided Design, pp. 44–47 (November 1994)
Farchy, S.L., Gadzheva, E.D., Raykovska, L.H., Kouyoumdjiev, T.G.: Nullator-Norator Approach to Analogue Circuit Diagnosis Using General-Purpose Analysis Programmes. Int. Journal of Circuit Theory and Applications 23(6), 571–585 (1995)
Figueras, J.: Possibilities and Limitations of IDDQ Testing in Submicron CMOS. In: Proc. Innovative Systems in Silicon Conf., pp. 174–185 (October 1997)
Guo, Z., Savir, J.: Analog Circuit Test Using Transfer Function Coefficient Estimates. In: Proc. Int. Test Conf., pp. 1155–1163 (October 2003)
Halder, A., Bhattacharya, S., Chatterjee, A.: Automatic Multitone Alternate Test Generation for RF Circuits Using Behavioral Models. In: Proc. Intl. Test Conf., pp. 665–673 (November 2003)
Kondagunturi, R., Bradley, E., Maggard, K., Stroud, C.: Benchmark Circuits for Analog and Mixed-Signal Testing. In: Proc. 20th Int. Conf. on Microelectronics, pp. 217–220 (March 1999)
Panic, V., Milovanovic, D., Petkovic, P., Litovski, V.: Fault Location in Passive Analog RC Circuits by measuring Impulse Response. In: Proc. 20th Int. Conf. on Microelectronics, pp. 12–14 (September 1995)
Rajsuman, R.: IDDQ Testing for CMOS VLSI. Proceedings of the IEEE 88(4) (April 2000)
Slamani, M., Kaminska, B.: Analog Circuit Fault Diagnosis Based on Sensitivity Computation and Functional Testing. IEEE Design & Test of Computers 19(1), 30–39 (1992)
Frank, P.M., Köppen-Seliger, B.: New developments using AI in fault diagnosis. Artificial Intelligence 10(1), 3–14 (1997)
Gertler, J.: Fault detection and diagnosis in engineering systems. Marcel Dekker, New York (1998)
Schagaev, I.: Reliability of malfunction tolerance. In: Proc. of Int. Multiconference on Computer Science and Information Technologies, Wisla, Poland (October 2008)
Azam, M., Ioannides, N., Rümmeli, M.H., Schagaev, I.: System Software Support for Router Reliability. In: 30th IFAC Workshop on Real-Time Programming, and 4th International Workshop on Real-Time Software (WRTP/RTS 2009), Mragowo, Poland (October 2009)
Schagaev, I., Zalewski, J.: Redudancy classification for fault tolerant computer design. In: Proc. of the 2001 IEEE Systems, Man, and Cybernetics Conference, Tucson, Arizona (October 2001)
Yuan, L., He, Y., Huang, J., Sun, Y.: A New Neural-Network-Based Fault Diagnosis Approach for Analog Circuits by Using Kurtosis and Entropy as a Preprocessor. IEEE Transaction on Instrumentation and Measurement 59(3) (March 2010)
Back, A.D., Tsoi, A.C.: FIR and IIR Synapses, a New Neural Network Architecture for Time Series Modeling. Neural Computation 3, 375–385 (1991)
Spall, J.C.: Multivariate stochastic approximation using a simulta- neous perturbation gradient approximation. IEEE Trans. Autom. Control. 37(3), 332–341 (1992)
Bell, A.J., Sejnowski, T.J.: An information-maximization approach to blind separation and blind deconvolution. Neural Computation 7, 1129–1159 (1995)
Rössler, O.E.: An equation for hyperchaos. Physics Letters 71, 155–157 (1979)
Principe, J.C., Euliano, N.R., Curt Lefebvre, W.: Neural and Adaptive Systems. Wiley, Chichester (2000)
Bishop, C.M.: Neural Networks for Pattern Recognition. Clarendon Press, Oxford (1995)
Cybenko, G.: Approximation by superposition of a sigmoidal function. Mathematics of Control, Signal and Systems 2, 304 (1989)
The Mathworks, Neural Networks Toolbox for use with Matlab, v. 7.4.0.287, R (2007)
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 International Federation for Information Processing
About this paper
Cite this paper
Boi, P., Montisci, A. (2011). A Neural Based Approach and Probability Density Approximation for Fault Detection and Isolation in Nonlinear Systems. In: Iliadis, L., Jayne, C. (eds) Engineering Applications of Neural Networks. EANN AIAI 2011 2011. IFIP Advances in Information and Communication Technology, vol 363. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23957-1_34
Download citation
DOI: https://doi.org/10.1007/978-3-642-23957-1_34
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23956-4
Online ISBN: 978-3-642-23957-1
eBook Packages: Computer ScienceComputer Science (R0)