Abstract
Memory cells have been protected from soft errors for more than a decade; due to the increase in soft error rate in logic circuits, the encoder and decoder circuitry around the memory blocks have become susceptible to soft errors as well and must also be protected. An attempt is made to implement the FPGA based fault-tolerant memory architecture whichtolerates transient faults both in the storageunit and in the supporting logic (i.e., encoder, corrector,and detector circuitries) by using the Euclidean Geometry Low-Density Parity-Check(EG-LDPC) code. This architecture is authorized in Verilog, behavior simulation using the ISE simulator and synthesis by using the synthesis Xilinx ISE 9.1. This is a new approach to design fault-secure encoder and decoder circuitry for memory designs and to identify and define a new class of error correcting codes whose redundancy makes the design of fault-secure detectors (FSD) particularly simple.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Lin, S., Costello, D.J.: Error Control Coding, 2nd edn. Prentice Hall, Englewood Cliffs (2004)
Edwards, L.: Low cost alternative to Hamming codes corrects memory errors. Cornput. Des., 132–148 (July 1981)
MacKay, D.J.C., Neal, R.M.: Near Shannon limit performance of low density parity check codes. Electronics Letters 32(18), 1645–1646 (1997)
Kou, Y., Lin, S., Fossorier, M.: Low density parity check codes based on_nite geometries: a rediscovery and more. IEEE Trans. Inform. Theory 47, 2711–2736 (2001)
Knuth, D.E.: The Art of Computer Programming, 2nd edn. Addison Wesley, Reading (2000)
McEliece, R.J.: The Theory of Information and Coding. Cambridge University Press, Cambridge (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
RajaSekhar, K., Prasad, B.K.V., Madhu, T., SatishKumar, P., Stephen Charles, B. (2011). Implementation of Fault Secure Encoder and Decoder for Memory Application. In: Wyld, D.C., Wozniak, M., Chaki, N., Meghanathan, N., Nagamalai, D. (eds) Trends in Network and Communications. WeST NeCoM WiMoN 2011 2011 2011. Communications in Computer and Information Science, vol 197. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-22543-7_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-22543-7_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-22542-0
Online ISBN: 978-3-642-22543-7
eBook Packages: Computer ScienceComputer Science (R0)