Skip to main content

An Optimized Low-Power and Low-Complexity Interpolation Filter for Delta-Sigma DAC

  • Conference paper
Electrical Power Systems and Computers

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 99))

  • 1219 Accesses

Abstract

To reduce the power consumption and die area of interpolation filters, which usually determine the hardware cost of Delta-Sigma DAC systems, an improved common subexpression elimination (CSE) method is proposed in this paper. Furthermore, an improved comb filter with an optimized sharpening technique is put forward, which effectively provides sufficient sideband suppression and passband droop compensation. Using a TSMC 0.35μm Logic 1P4M process, the synthesis results show remarkable reduction in both power consumption and silicon area. Compared with several other FIR deign methods, the adder-cost is reduced significantly while the logic-depth is kept the same with the NR-SCSE, which is consistent with expectations.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Avizienis, A.: Signed digit number representation for fast parallel arithmetic. IRE Transactions on Electronic Computers  EC-10, 389–400 (1961)

    Article  MathSciNet  Google Scholar 

  2. Martinez-Peiro, M., Boemo, E.I., Wanhammar, L.: Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm. IEEE Transactions on Circuits and Systems II 49, 196–203 (2002)

    Article  Google Scholar 

  3. Vinod, A.P., Lai, E.M.-K.: On the Implementation of Efficient Channel Filters for Wideband Receivers by Optimizing Common Subexpression Elimination Methods. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 295–304 (2005)

    Article  Google Scholar 

  4. Jang, Y., Yang, S.: Low-power CSD linear phase FIR filter structure using vertical common subexpression. Electronics Letters 38, 777–779 (2002)

    Article  Google Scholar 

  5. Kaiser, J., Hamming, R.: Sharpening the Response of a Symmetric Nonrecursive Filter by Multiple Use of the Same Filter. IEEE Transactions on Acoustics, Speech, and Signal Processing 25, 415–422 (1977)

    Article  MATH  Google Scholar 

  6. Kwentus, A.Y., Jiang, Z., Willson Jr., A.N.: Application of Filter Sharpening to Cascaded Integrator-Comb Decimation Filters. IEEE Transactions on Signal Processing 45, 457–467 (1997)

    Article  Google Scholar 

  7. Jovanovic-Dolecek, G., Mitra, S.K.: Efficient Sharpening of CIC Decimation Filter. In: IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 6, p. VI -385–VI-388 (2003)

    Google Scholar 

  8. Jovanovic-Dolecek, G., Mitra, S.K.: Sharpening Comb Decimator with Improved Magnitued Response. In: IEEE Conference on Acoustics, Speech, and Signal Processing, vol. 2, pp. ii-929–ii-932 (2004)

    Google Scholar 

  9. Jovanovic-Dolecek, G., Mitra, S.K.: A New Two-Stage Sharpened Comb Decimator. IEEE Transactions on Circuits and Systems I 52, 1414–1420 (2005)

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wu, T., Wu, X., Zhao, M., Zhao, J. (2011). An Optimized Low-Power and Low-Complexity Interpolation Filter for Delta-Sigma DAC. In: Wan, X. (eds) Electrical Power Systems and Computers. Lecture Notes in Electrical Engineering, vol 99. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-21747-0_90

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-21747-0_90

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-21746-3

  • Online ISBN: 978-3-642-21747-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics