Abstract
This paper proposes a watermarking scheme for intellectual property (IP) identification based on testing in soc design. The core concept is embedding the watermarking generating circuit (WGC) and test circuit (TC) in to the soft IP core at the behavioural design level. Therefore this scheme can successfully survive synthesis, placement and routing and can identify the IP core at various design levels and IP core does not change at any levels. This method adopts current main system-on-chip (SOC). The identity of the IP is proven during the general test process without implementing any extra extraction flow. After the chip has been manufactured and packaged, it is still easy to detect the identification of the IP provider without the need of microphotograph. This approaches entail low hardware overhead, tracking costs, and processing-time costs. The proposed method solves the IP-identification problem.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Fan, Y.-C.: Testing-Based Watermarking Techniques for Intellectual Property Identification in SOC Design. IEEE Trans. Instrumentation and measurement 57(3) (March 2008)
Martin, G., Chang, H.: Winning the SoC Revolution: Experiences in Real Design. Kluwer, Norwell (2003)
Cox, I.J., Miller, M.L., Bloom, J.A.: Digital Watermarking. Morgan Kaufmann, San Mateo (2002)
Narayan, N., Newbould, R.D., Carothers, J.D., Rodriguez, J.J., Holman, W.T.: IP protection for VLSI designs via watermarking of routes. In: Proc. IEEE Int. Conf. ASIC/SOC, September 2001, pp. 406–410 (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Raj, N.d., Josprakash, AntopremKumar, Daniel, Thomas, J. (2011). Behavioural Level Watermarking Techniques for IP Identification Based on Testing in SOC Design. In: Das, V.V., Thomas, G., Lumban Gaol, F. (eds) Information Technology and Mobile Communication. AIM 2011. Communications in Computer and Information Science, vol 147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-20573-6_88
Download citation
DOI: https://doi.org/10.1007/978-3-642-20573-6_88
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-20572-9
Online ISBN: 978-3-642-20573-6
eBook Packages: Computer ScienceComputer Science (R0)