Logarithmic Multiplier in Hardware Implementation of Neural Networks

  • Uroš Lotrič
  • Patricio Bulić
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6593)


Neural networks on chip have found some niche areas of applications, ranging from massive consumer products requiring small costs to real-time systems requiring real time response. Speaking about latter, iterative logarithmic multipliers show a great potential in increasing performance of the hardware neural networks. By relatively reducing the size of the multiplication circuit, the concurrency and consequently the speed of the model can be greatly improved. The proposed hardware implementation of the multilayer perceptron with on chip learning ability confirms the potential of the concept. The experiments performed on a Proben1 benchmark dataset show that the adaptive nature of the proposed neural network model enables the compensation of the errors caused by inexact calculations by simultaneously increasing its performance and reducing power consumption.


Neural network Iterative logarithmic multiplier FPGA 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Zhu, J., Sutton, P.: FPGA implementations of neural networks - a survey of a decade of progress. In: Cheung, P.Y.K., Constantinides, G.A., de Sousa, J.T. (eds.) FPL 2003. LNCS, vol. 2778, pp. 1062–1066. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  2. 2.
    Dias, F.M., Antunesa, A., Motab, A.M.: Artificial neural networks: a review of commercial hardware. Engineering Applications of Artificial Intelligence 17, 945–952 (2004)CrossRefGoogle Scholar
  3. 3.
    Mitchell, J.N.: Computer multiplication and division using binary logarithms. IRE Transactions on Electronic Computers 11, 512–517 (1962)MathSciNetCrossRefzbMATHGoogle Scholar
  4. 4.
    Mahalingam, V., Rangantathan, N.: Improving Accuracy in Mitchell’s Logarithmic Multiplication Using Operand Decomposition. IEEE Transactions on Computers 55, 1523–1535 (2006)CrossRefGoogle Scholar
  5. 5.
    Babic, Z., Avramovic, A., Bulic, P.: An Iterative Logarithmic Multiplier. Microprocessors and Microsystems 35(1), 23–33 (2011) ISSN 0141-9331, doi:10.1016/j.micpro.2010.07.001CrossRefGoogle Scholar
  6. 6.
    Haykin, S.: Neural networks: a comprehensive foundation, 2nd edn. Prentice-Hall, New Jersey (1999)zbMATHGoogle Scholar
  7. 7.
    Pedroni, V.A.: Circuit Design With VHDL. MIT, Cambridge (2004)Google Scholar
  8. 8.
    Gutman, M., Lotrič, U.: Implementation of neural network with learning ability using FPGA programmable circuits. In: Zajc, B., Trost, A. (eds.) Proceedings of the ERK 2010 Conference, vol. B, pp. 173–176. IEEE Slovenian section, Ljubljana (2010)Google Scholar
  9. 9.
    Prechelt, L.: Proben1 – A Set of Neural Network Benchmark Problems and Rules. Technical Report 21/94, University of Karslruhe, Karlsruhe (1994)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Uroš Lotrič
    • 1
  • Patricio Bulić
    • 1
  1. 1.Faculty of Computer and Information ScienceUniversity of LjubljanaSlovenia

Personalised recommendations