Logarithmic Multiplier in Hardware Implementation of Neural Networks
Neural networks on chip have found some niche areas of applications, ranging from massive consumer products requiring small costs to real-time systems requiring real time response. Speaking about latter, iterative logarithmic multipliers show a great potential in increasing performance of the hardware neural networks. By relatively reducing the size of the multiplication circuit, the concurrency and consequently the speed of the model can be greatly improved. The proposed hardware implementation of the multilayer perceptron with on chip learning ability confirms the potential of the concept. The experiments performed on a Proben1 benchmark dataset show that the adaptive nature of the proposed neural network model enables the compensation of the errors caused by inexact calculations by simultaneously increasing its performance and reducing power consumption.
KeywordsNeural network Iterative logarithmic multiplier FPGA
Unable to display preview. Download preview PDF.
- 7.Pedroni, V.A.: Circuit Design With VHDL. MIT, Cambridge (2004)Google Scholar
- 8.Gutman, M., Lotrič, U.: Implementation of neural network with learning ability using FPGA programmable circuits. In: Zajc, B., Trost, A. (eds.) Proceedings of the ERK 2010 Conference, vol. B, pp. 173–176. IEEE Slovenian section, Ljubljana (2010)Google Scholar
- 9.Prechelt, L.: Proben1 – A Set of Neural Network Benchmark Problems and Rules. Technical Report 21/94, University of Karslruhe, Karlsruhe (1994)Google Scholar