Abstract
With the development of semiconductor technology, the devices integrated in chips are more and more dense. As a result, the delay of circuit has become a bottleneck problem that impact on the efficiency of chip. In this paper, we proposed a new method to optimize the circuit. In the optimization, we added a few random edges in the regular circuit of FPGA chip. The result shows that the average path length of FPGA chip is significantly reduced after the optimization.
Keywords
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. Proc. IEEE 89(4), 490–504 (2001)
Watts, D.J., Strogatz Steven, H.: Collective dynamics of “small-world” networks. Nature 393(6684), 440–442 (1998)
Jeong, H., Mason, S.P., Barabási, A.L., et al.: Lethality and centrality in protein networks. Nature 411, 41–42 (2001)
Stragotz, S.H.: Exploring complex networks. Nature 410(8), 268–276 (2001)
Milo, R., Itzkovitz, S., Kashtan, N., et al.: Superfamilies of Evolved and Designed Networks. Science 303, 1538–1542 (2004)
Zhou, H.P., Cai, S.H., Jia, X., Long, Y.: Random-scale free unified evolving network model. Journal of University of Shanghai for Science and Technology 30(3), 283–286 (2008)
Watts, D.J., Strogatz Steven, H.: Collective dynamics of “small-world” networks. Nature 393(6684), 440–442 (1998)
Newman, M.E.J., Watts, D.J.: Scaling and percolation in the small-world network model. Phys. Rev. E 60, 7332–7342 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Zhou, Hp., Cai, Sh. (2011). FPGA Chip Optimization Based on Small-World Network Theory. In: Qi, L. (eds) Information and Automation. ISIA 2010. Communications in Computer and Information Science, vol 86. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19853-3_36
Download citation
DOI: https://doi.org/10.1007/978-3-642-19853-3_36
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19852-6
Online ISBN: 978-3-642-19853-3
eBook Packages: Computer ScienceComputer Science (R0)