Abstract
This paper proposes a nonzero two-person no-cooperative game theory model for core based SoC test scheduling to minimize test application time and test power. The existence of Nash equilibration has been proved. Nash equilibration gives the Pareto solution of the problem. Experimental results prove that the proposed method achieves better results than the existing methods.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Zhao, D., Upadhyaya, S.J.: A generic resource distribution and test scheduling scheme for embedded core-based SoCs. IEEE Transactions on Instrumentation and Measurement 53(2), 318–329 (2004)
Larsson, E., Arvidsson, K., Fujiwara, H., et al.: Integrated test scheduling, test parallelization and TAM design. In: Proceedings of 11th Asian Test Symposium (ATS 2002), pp. 397–404 (2002)
Chakrabarty, K.: Design of System-on-a-Chip test access architectures using integer linear programming. In: VLSI Test Symposium, pp. 127–134 (2000)
Koranne, S.: A novel reconfigurable wrapper for testing of embedded core-based SOCs and its associated scheduling algorithm. Journal of Electronic Testing: Theory and Applications 18(4-5), 415–434 (2002)
Koranne, S.: Design of reconfigurable access wrappers for embedded core based SoC test. IEEE Transactions on Very Large Scale Integration Systems 11(5), 955–960 (2003)
Harmanani, H.M., Salamy, H.A.: Power-constrained system-on-a-chip test scheduling using a genetic algorithm. Journal of Circuits, Systems, and Computer 15(3), 1–19 (2006)
Gibbons, R.: Game Theory of Applied Economists. Princeton University Press, Princeton (1992)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shao, J., Lun, L., Liu, M., Li, Y., Zhang, R. (2011). Optimal Test Time and Power for System-On-Chip Designs Using Game Theory. In: Zeng, D. (eds) Future Intelligent Information Systems. Lecture Notes in Electrical Engineering, vol 86. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19706-2_11
Download citation
DOI: https://doi.org/10.1007/978-3-642-19706-2_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19705-5
Online ISBN: 978-3-642-19706-2
eBook Packages: EngineeringEngineering (R0)