Abstract
This chapter introduces fundamentals of SRAM memory cell. The basic SRAM cell design and the operation are also described in this chapter. In Sect.2.1, the most common SRAM cell, the full CMOS 6-T memory cell, is explained. In Sect.2.2, read and write basic operations are introduced. In Sect.2.3, the basic of electrical stability at read operation (static noise margin, SNM) is described.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Reference
E. Seevinck, F.J. List, J. Lohstroh, Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits SC-22(5), 748–754 (1987)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Osada, K. (2011). Fundamentals of SRAM Memory Cell. In: Ishibashi, K., Osada, K. (eds) Low Power and Reliable SRAM Memory Cell and Array Design. Springer Series in Advanced Microelectronics, vol 31. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19568-6_2
Download citation
DOI: https://doi.org/10.1007/978-3-642-19568-6_2
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19567-9
Online ISBN: 978-3-642-19568-6
eBook Packages: EngineeringEngineering (R0)