Design of High Speed Optimized Flash ADC

  • Kapil Chaudhary
  • B. K. Kaushik
  • Kirat Pal
Part of the Communications in Computer and Information Science book series (CCIS, volume 142)


This paper presents the design methodology of high speed flash ADC by individually optimizing its various components so that the overall performance of the resulting flash ADC is improved over traditional flash ADCs. The design parameters chosen are speed, sampling frequency, power consumption, supply voltage and chip area. With high speed as a parameter, components are designed so that they operate with sampling frequency as high as 70-75 MHz. The power consumption is reduced and the ADC operates at power supply voltage down to 2.5V compatible with low power digital portion of the design. The designed ADC occupies less chip area too. All the components are designed using the 0.35μm CMOS technology.


Comparator Residue Amplifier DAC 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Gustavsson, M., Wikner, J.J., Tan, N.: CMOS Data Converters for Communications. Kluwer Academic Publishers, Dordrecht (2000)Google Scholar
  2. 2.
    Uyttenove, K., Steyaert, M.S.J.: A 1.8V 6-Bit 1.3 GHz Flash ADC in 0.25μm CMOS. IEEE J. Solid-State Circuits 38(7), 1115–1122 (2003)CrossRefGoogle Scholar
  3. 3.
    Taft, R.C., Tursi, M.R.: A 100-MS/s 8b CMOS Subranging ADC with Sustained Parametric Performance from 3.8V Down to 2.2V. IEEE J. Solid-State Circuits 36(3), 331–338 (2001)CrossRefGoogle Scholar
  4. 4.
    Kerth, D.A., Sooch, N.S., Swanson, E.J.: A 12-bit 1-MHz Two-Step Flash ADC. IEEE J. Solid-State Circuits 24(2), 250–255 (1989)CrossRefGoogle Scholar
  5. 5.
    Razavi, B., Wooley, B.A.: A12-b 5-Msample/s Two Step CMOS A/D Converter. IEEE J. Solid-State Circuits 27(12), 1667–1678 (1992)CrossRefGoogle Scholar
  6. 6.
    Brianti, F., Manstretta, A., Torelli, G.: High Speed Autozeroed CMOS Comparator for multistep A/D Conversion. Microelectronics J. 29, 845–853 (1998)CrossRefGoogle Scholar
  7. 7.
    Van Der Ploeg, H., Remmers, R.: A 3.3-V, 10-b, 25-MSamples/s Two-Step ADC in 0.35-μm CMOS. IEEE J. Solid-State Circuits 34(12), 1803–1811 (1999)CrossRefGoogle Scholar
  8. 8.
    Cho, T.B., Cline, D.W., Conroy, C.S.G., Gray, P.R.: Design Considerations for High-Speed Low-Power Low-Voltage CMOS Analog-to-Digital Converters. In: Proc. Third Workshop on Advances in Analogue Circuit Design, Delft, The Netherlands (1994)Google Scholar
  9. 9.
    Yin, G.M., Eynde, F.O., Sansen, W.: A High Speed CMOS Comparator with 8-b Resolution. IEEE J. Solid-State Circuits 27(2), 208–211 (1992)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Kapil Chaudhary
    • 1
  • B. K. Kaushik
    • 2
  • Kirat Pal
    • 3
  1. 1.Deptt. of Computer Science & Engg.Roorkee Institute of TechnologyRoorkeeIndia
  2. 2.Deptt. of Electronics & Computer Engg.Indian Institute of TechnologyRoorkeeIndia
  3. 3.Department of Earthquake Engg.Indian Institute of TechnologyRoorkeeIndia

Personalised recommendations