Design of High Speed Optimized Flash ADC
This paper presents the design methodology of high speed flash ADC by individually optimizing its various components so that the overall performance of the resulting flash ADC is improved over traditional flash ADCs. The design parameters chosen are speed, sampling frequency, power consumption, supply voltage and chip area. With high speed as a parameter, components are designed so that they operate with sampling frequency as high as 70-75 MHz. The power consumption is reduced and the ADC operates at power supply voltage down to 2.5V compatible with low power digital portion of the design. The designed ADC occupies less chip area too. All the components are designed using the 0.35μm CMOS technology.
KeywordsComparator Residue Amplifier DAC
Unable to display preview. Download preview PDF.
- 1.Gustavsson, M., Wikner, J.J., Tan, N.: CMOS Data Converters for Communications. Kluwer Academic Publishers, Dordrecht (2000)Google Scholar
- 8.Cho, T.B., Cline, D.W., Conroy, C.S.G., Gray, P.R.: Design Considerations for High-Speed Low-Power Low-Voltage CMOS Analog-to-Digital Converters. In: Proc. Third Workshop on Advances in Analogue Circuit Design, Delft, The Netherlands (1994)Google Scholar