Advertisement

Low Power Lapped Bi-orthogonal Transform (LBT) for FPGA’s

  • P. Deepa
  • C. Vasanthanayaki
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 142)

Abstract

The power reduction is the crucial part in hardware architecture especially in the case of battery driven applications. In this paper, a low power and low area Lapped Biorthogonal Transform (LBT) for Field Programmable Gate Arrays (FPGAs) has been proposed based on flow graph algorithm (FGA) which significantly reduces the power and area. The proposed LBT is implemented in Cylcone III Nios II embedded evaluation kit using Quartus II tool. The simulation and synthesis result reveals that the proposed LBT significantly exhibits an improved performance. Hence it is suitable for low power, low area and high speed applications.

Keywords

Low power Lapped Biorthogonal Transform Discrete Cosine Transform Area 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Ruby, W.: Low Power To The People. EDAVision Magazine (2002)Google Scholar
  2. 2.
    Malvar, H.S.: Biorthogonal and nonuniform lapped transforms for transform coding with reduced blocking and ringing artifacts. IEEE Trans. on Signal Processing 46, 1043–1053 (1998)CrossRefGoogle Scholar
  3. 3.
    Chen, W.H., Smith, C., Fralick, S.: A Fast Computational Algorithm for the Discrete Cosine Transform. IEEE Trans. Commun. 25, 1004–1009 (1977)CrossRefzbMATHGoogle Scholar
  4. 4.
    Liang, J., Trac, T.D.: Fast multiplierless approximations of the DCT with the lifting scheme. IEEE Trans. Acoust., Speech, Signal Processing 49, 3032–3044 (2001)CrossRefGoogle Scholar
  5. 5.
    Sung, C.C., Ruan, S.J., Lin, B.Y., Shie, M.C.: Quality and Power Efficient Architecture for the Discrete Cosine Transform. IEICE Transactions on Fundamentals Special Section on VLSI Design and CAD Algorithms (2005)Google Scholar
  6. 6.
    Loeffler, C., Lightenberg, A., Moschytz, G.S.: Practical fast 1-D DCT algorithms with 11-multiplications. In: Proc. ICASSP, vol. 2, pp. 988–991 (1989)Google Scholar
  7. 7.
    Parhi, K.K.: VLSI Digital Signal Processing Systems. A Wiley-Interscience Publication, John Wiley & Sons Inc. (1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • P. Deepa
    • 1
  • C. Vasanthanayaki
    • 1
  1. 1.Department of Electronics and Communication EngineeringGovernment College of TechnologyCoimbatoreIndia

Personalised recommendations