Abstract
In this paper we investigate the use of a programmable overlay to increase the performance of variable DSP workloads executing on FPGAs. The overlay approach reduces reconfiguration time and provides fast processing. The overlay was implemented on a Virtex-5 110Lx FPGA and its performance was compared with that of a conventional GPP, DSP processor and custom FPGA implementation. It is found that both FPGA based architectures outperform the GPP and DSP processor implementations. Taking into account reconfiguration the programmable overlay was found to outperform the custom FPGA implementation for small and medium data sets. On a 255 FIR filter it was shown that the programmable overlay performed better than the custom hardware on all data sets below 40 million entries.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Baas, B., Zhiyi, Y., Meeuwsen, M., Sattari, O., Apperson, R., Work, E., Webb, J., Lai, M., Mohsenin, T., Truong, D., Cheung, J.: AsAP: A Fine-Grained Many-Core Platform for DSP Applications. IEEE Micro 27(2), 34–45 (2007)
Singh, H., Lee, M., Lu, G., Kurdahi, F., Bagherzadeh, N., Chaves Filho, E.: MorphoSys: an integrated recongurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers 49(5), 465–481 (2000)
Liang, C., Huang, X.: SmartCell: An Energy Efficient Coarse-Grained Reconfigurable Architecture for Stream-Based Applications. EURASIP Journal on Embedded Systems, 15 pages (2009); Article ID 518659, doi:10.1155/2009/518659
Chang, C., Wawrzynek, J., Brodersen, R.W.: BEE2: A high-end reconfigurable computing system. Design Test of Computers 22(2), 114–125 (2005)
Mohamed Junaid, K.A., Ravindrann, G.: FPGA accelerator for Medical Image Compression System. In: IFMBE Proceedings, vol. 15, part 10, 396-399 (2007)
Nallatech - FPGA accelerators, http://www.nallatech.com (accessed November 2010)
Altera: FPGAs provide reconfigurable DSP Solutions, white paper (2002)
Rubin, G., Omieljanowicz, M., Petrovsky, A.: Reconfigurable FPGA-based Hardware Accelerators for Embedded DSP. In: 14th International Conference on Mixed Design of Integrated Circuits and Systems, pp. 147–151 (2007)
Xilinx: Platform Flash XL, http://www.xilinx.com/products/config_mem/pfxl.htm (accessed Novemeber 2010)
Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A fast run time reconfigurable platform for image edge detection. In: Bertels, K., Cardoso, J.M.P., Vassiliadis, S. (eds.) ARC 2006. LNCS, vol. 3985, pp. 93–98. Springer, Heidelberg (2006)
Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A Two Level reconfigurable architecture. In: IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (2006)
Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A Coarse Grained Paradigm for FPGA. In: Proc. Dagstuhl Seminar (2006)
Shukla, S., Bergmann, N.W., Becker, J.: QUKU: A FPGA Based Flexible Coarse Grain Architecture design paradigm using process networks. In: IEEE International Parallel and Distributed Processing Symposium, IPDPS 2007 (2007)
Xilinx. Virtex-5 Family Overview DS100 (v5), http://www.xilinx.com/support/documentation/data_sheets/ds100pdf (accessed November 2010)
lntel Core i7-950 Processor (8M Cache, 3.06 GHz, 4.80 GT/s Intel QPI), http://ark.intel.com/Product.aspx?id=37150 (accessed November 2010)
Texas Instruments TMS320C6457 -1200, http://focus.ti.com/docs/prod/folders/print/tms320c6457.html (accessed November 2010)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
McGettrick, S., Patel, K., Bleakley, C. (2011). High Performance Programmable FPGA Overlay for Digital Signal Processing. In: Koch, A., Krishnamurthy, R., McAllister, J., Woods, R., El-Ghazawi, T. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2011. Lecture Notes in Computer Science, vol 6578. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19475-7_39
Download citation
DOI: https://doi.org/10.1007/978-3-642-19475-7_39
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19474-0
Online ISBN: 978-3-642-19475-7
eBook Packages: Computer ScienceComputer Science (R0)