Abstract
This paper describes the architecture of a reconfigurable Complex Programmable Logic Device (CPLD) designed for structured ASIC technology. The proposed architecture adds the feature of reconfiguration to structured ASIC with both static and dynamic reconfiguration options. Static reconfiguration is realized using the possibility to reprogram the SRAM based look-up tables at power-up while dynamic reconfiguration uses embedded memory to implement a multi-context device. Dynamic reconfiguration is realized by storing sixteen CPLD configurations in on-chip memory. This inactive on-chip memory is distributed around the chip allowing single cycle configuration change and it can be accessed either from off-chip or from internal logic. Implementation results on structured ASIC validated the solution from both area and timing perspective.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
DeHon, A.: DPGA Utilization and Application. In: Proceedings of the ACM fourth international symposium on FPGAs, Monterey, pp. 115–121 (1996)
Trimberger, S., Carberry, D., Johnson, A., Wong, J.: A Time Multiplexed FPGA. In: Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, pp. 22–28 (1997)
Chang, D., Marek-Sadowska, M.: Partitioning Sequestial Circuits on Dynamically Reconfigurable FPGAs. IEEE Trans. Computers 48(6), 565–579 (1999)
Holland, M., Hauck, S.: Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 26(2), 291–295 (2007)
Cooke, L.: gCPLD Architecture, unpublished paper (2001)
Tulbure, T.: A Time Multiplexed Programmable Array for Structured ASIC Technology. In: Proceedings of the 9th International Symposium on Electronics and Telecommunications, Timisoara, pp. 25–28 (2010)
Nextreme Zero Mask-Change ASIC Handbook (2009), http://www.easic.com
Nextreme 2 Device Handbook (2010), http://www.easic.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tulbure, T. (2011). A Dynamic Reconfigurable CPLD Architecture for Structured ASIC Technology. In: Koch, A., Krishnamurthy, R., McAllister, J., Woods, R., El-Ghazawi, T. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2011. Lecture Notes in Computer Science, vol 6578. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19475-7_32
Download citation
DOI: https://doi.org/10.1007/978-3-642-19475-7_32
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19474-0
Online ISBN: 978-3-642-19475-7
eBook Packages: Computer ScienceComputer Science (R0)