A High Performance 50% Clock Duty Cycle Regulator

Abstract

A low-jitter clock duty cycle corrector circuit applied in high performance ADC is presented in the paper, such circuits can change low accuracy input signals with different frequencies into 50% pulse width clock. The result have show that the circuit could lock duty cycle rapidly with an accuracy of 50% ± 1% in 200ns. This circuit have 10%-90% of duty cycle input, and clock jitter could be suppressed to less than 5ps. The method used in the circuit, which provides little relationship with the noise and process mismatch, is widely used Implemented in 0.18μm CMOS process.