Skip to main content

Thermal Hotspots in CPU Die and It’s Future Architecture

  • Conference paper
Intelligent Computing and Information Science (ICICIS 2011)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 134))

Abstract

Owing to the increasing core frequency and chip integration and the limited die dimension, the power densities in CPU chip have been increasing fastly. The high temperature on chip resulted by power densities threats the processor’s performance and chip’s reliability. This paper analyzed the thermal hotspots in die and their properties. A new architecture of function units in die -— hot units distributed architecture is suggested to cope with the problems of high power densities for future processor chip.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Balakrishnan, S., Ramanan, J.: Power-Aware Operating System Using ACPI (2007), http://www.cs.wisc.edu

  2. Coskun, A.K., Rosing, T.S., Whisnant, K.A., Gross, K.C.: Temperature-Aware MPSoC Scheduling for Reducing Hot Spots and Gradients

    Google Scholar 

  3. Jayaseelan, R., Mitra, T.: Temperature Aware Scheduling for Embedded Processors

    Google Scholar 

  4. Brooks, D., Martonosi, M.: Dynamic Thermal Management for High-Performance Microprocessors. In: Proceedings of the 7th International Symposium on High Performance Computer Architecture, Monterrey, Mexico (January 2001)

    Google Scholar 

  5. Cheng, A.M.K., Feng, C.: Predictive Thermal Management for Hard Real-time Tasks

    Google Scholar 

  6. Rotem, E., Hermerding, J., Aviad, C., Harel, C.: Temperature Measurement in the Intel Core Duo Processor. Intel Document Published August 2008, 45nm Desktop Dual Core Processors Intel Core 2 Duo processor E8000 and E7000 series

    Google Scholar 

  7. Scheuermann, U.: Chip Temperature Measurement without Additional Sensors

    Google Scholar 

  8. Gunther, S.H., Binns, F., Carmean, D.M., Hall, J.C.: Managing the Impact of Increasing Microprocessor Power Consumption. Intel Technology Journal Q1 (2001)

    Google Scholar 

  9. Paci, G., Poletti, F., Benini, L., Marchal, P.: Exploring temperature-aware design in low-power MPSoCs

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, J., Hu, Fy. (2011). Thermal Hotspots in CPU Die and It’s Future Architecture. In: Chen, R. (eds) Intelligent Computing and Information Science. ICICIS 2011. Communications in Computer and Information Science, vol 134. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-18129-0_29

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-18129-0_29

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-18128-3

  • Online ISBN: 978-3-642-18129-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics