Abstract
For the purpose of accelerating deblocking filter, which accounts for a significant percentage of H.264/AVC decoding time, some studies use wavefront method to achieve the required performance on multi-core platforms. We study the problem under the context of many-core systems and present a new method to exploit the implicit parallelism. We apply our implementation to the deblocking filter of the H.264/AVC reference software JM15.1 on a 64-core TILERA and achieve more than eleven times speedup for 1280*720(HD) videos. Meanwhile the proposed method achieves an overall decoding speedup of 140% for the HD videos. Compared to the wavefront method, we also have a significant speedup 200% for 720*576(SD) videos.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Joint Video Team of ITU-T and ISO/IEC JTC1. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, JVTG050 (2003)
List, P., Joch, A., Lainema, J., Bjntegaard, G., Karczewicz, M.: Adaptive deblocking filter. IEEE Transactions on Circuits and Systems for Video Technology 13(7), 614–619 (2003)
Chen, T.C., Fang, H.C., Lian, C.J., Tsai, C.H., Huang, Y.W., Chen, T.W., et al.: Algorithm analysis and architecture design for HDTV applications-a look at the H. 264/AVC video compressor system. IEEE Transactions on Circuits and Devices Magazine 22(3), 22–31 (2003)
Zhao, Z., Liang, P.: Data partition for wavefront parallelization of H.264 video encoder. In: IEEE International Symposium on Circuits and Systems, ISCAS 2006, pp. 21–24 (2006)
Lee, J.-Y., Lee, J.-J., Park, S.M.: Multi-core platform for an efficient H.264 and VC-1 video decoding based on macroblock row-level parallelism. IET Circuits, Devices & Systems (2010)
Meenderinck, C., Azevedo, A., Alvarez, M., Juurlink, B., Mesa, M.A., Ramirez, A.: Parallel Scalability of Video Decoders. Delft University of Technology (2008)
Aho, A.V., Sethi, R., Ullman, J.D.: Compilers: principles, techniques, and tools. Addison-Wesley Longman, Boston (2007)
Friedrich, J., McCredie, B., James, N., et al.: Design of the Power6TM Microprocessor. ISSCC Dig. Tech. Papers, pp. 96–97 (2007)
Dorsey, J., Searles, S., Ciraula, M., et al.: An Integrated Quad-CoreTM Opteron Processor. ISSCC Dig. Tech. Papers, pp. 102–103 (2007)
Nawathe, U., Hassan, M., Warriner, L., et al.: An 8-Core 64-Thread 65b Power-Efficient SPARC SoC. ISSCC Dig. Tech. Papers, pp. 108–109 (2007)
Taylor, M., Kim, J., Miller, J., et al.: A 16-Issue Multiple-Program-Counter Microprocessor with Point-to-Point Scalar Operand Network. ISSCC Dig. Tech. Papers, pp. 170–171 (2003)
Vangal, S., et al.: An 80-tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. ISSCC Dig. Tech. Papers, p. 98 (2007)
Agarwal, A., Bao, L., Brown, J., et al.: Tile Processor: Embedded Multicore for Networking and Digital Multimedia. Hot Chips (2007)
Bell, S., Edwards, B., Amann, J., et al.: TILE64-Processor: A 64-Core SoC with Mesh. In: Interconnect Solid-State Circuits Conference (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yan, C., Dai, F., Zhang, Y. (2011). Parallel Deblocking Filter for H.264/AVC on the TILERA Many-Core Systems. In: Lee, KT., Tsai, WH., Liao, HY.M., Chen, T., Hsieh, JW., Tseng, CC. (eds) Advances in Multimedia Modeling. MMM 2011. Lecture Notes in Computer Science, vol 6523. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17832-0_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-17832-0_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17831-3
Online ISBN: 978-3-642-17832-0
eBook Packages: Computer ScienceComputer Science (R0)