An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs
FPGA structures are widely used as they enable early time-to-market and reduced non-recurring engineering costs in comparison to ASIC designs. Interconnections play a crucial role in modern FPGAs, because they dominate delay, power and area. Multiple-valued logic allows the reduction of the number of interconnections in the circuit, hence can serve as a mean to effectively curtail the impact of interconnections. In this work we propose a new look-up table structure based on a low-power high-speed quaternary voltage-mode device. The most important characteristics of the proposed architecture are that it is a voltage-mode structure, which allows reduced power consumption, and it is implemented with a standard CMOS technology. Our quaternary implementation overcomes previous proposed techniques with simple and efficient CMOS structures. Moreover, results show significant reductions on power consumption and timing in comparison to binary implementations with similar functionality.
KeywordsMultiple-value Logic Quaternary Logic Look-up Tables FPGAs Standard CMOS Technology
Unable to display preview. Download preview PDF.
- 6.Dubrova, E.: Multiple-valued logic in vlsi: Challenges and opportunities. In: Proceedings of NORCHIP 1999, pp. 340–350 (1999)Google Scholar
- 9.Zilic, Z., Vranesic, Z.: Multiple-valued logic in FPGAs. In: Proceedings of the 36th Midwest Symposium on Circuits and Systems, vol. 2, pp. 1553–1556 (August 1993)Google Scholar
- 10.Cunha, R., Boudinov, H., Carro, L.: Quaternary look-up tables using voltage-mode CMOS logic design. In: 37th International Symposium on Multiple-Valued Logic, ISMVL 2007, pp. 56–56 (May 2007)Google Scholar
- 11.Cadence Design Systems Inc.: Virtuoso spectre simulator user guide (2010)Google Scholar