Advertisement

An On-Chip Flip-Flop Characterization Circuit

  • Abhishek Jain
  • Andrea Veggetti
  • Dennis Crippa
  • Pierluigi Rolandi
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6448)

Abstract

The performance of the sequential digital circuit (Speed, Power consumption etc.) depends upon the performance of flip-flop used in the design. ASIC design flows use characterized data of flip-flops for final signoff. Therefore it’s critical to know precisely the accuracy of characterized data with respect to the actual behavior of flip-flops on silicon. An on-chip flip-flop characterization circuit (FCC) has been presented here which gives the accurate estimation of various parameters of flip-flop such as CP-Q Delay, Setup time, Hold time and Power consumption. The system consists of a digital controller and characterization circuit which are based upon configurable oscillator which could be programmed to oscillate in different configurations or could be operated in functional mode for functional verification. The delay values are calculated by processing the value of time period of oscillator in different modes. The system was fabricated in 40nm CMOS technology and the flip-flop parameters are extracted from it.

Keywords

Flip-flop CMOS delay measurement characterization silicon validation on-chip setup-hold 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Nikolic, B., et al.: Improved sense-amplifier-based flip-flop: Design and measurements. IEEE J. Solid-State Circuits 35, 876–884 (2000)CrossRefGoogle Scholar
  2. 2.
    Singh, A.P., Panwar, N.S., et al.: On Silicon Timing Validation of Digital Logic Gates - A Study of Two Generic Methods. In: 25th International Conference on Microelectronics, pp. 424–427 (2006)Google Scholar
  3. 3.
    Nedovic, N., et al.: A Test Circuit for Measurement of Clocked Storage Element Characteristics. IEEE Journal of Solid State Circuits 39(8) (August 2004)Google Scholar
  4. 4.
    Rosenberger, F., et al.: Flip-flop Resolving Time Test Circuit. IEEE Journal of Solid State Circuits SC-17 (4) (August 1982)Google Scholar
  5. 5.
    Veggetti, A., et al.: Random sampling for on-chip characterization of standard-cell propagation delay. In: Fourth International Symposium on Quality Electronic Design, pp. 41–45 (2003)Google Scholar
  6. 6.
    Weste, N., Eshragian, K.: Principles of CMOS VLSI Design, pp. 317–324. Book Published by Pearson Education AsiaGoogle Scholar
  7. 7.
    Yuan, J., et al.: New Single-Clock CMOS Latches and Flipflops with improved Speed and Power Savings. IEEE Journal of Solid State Circuits 32(1), 62–69 (1997)MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Abhishek Jain
    • 1
  • Andrea Veggetti
    • 2
  • Dennis Crippa
    • 2
  • Pierluigi Rolandi
    • 2
  1. 1.STMicroelectronics NoidaIndia
  2. 2.STMicroelectronics AgrateItaly

Personalised recommendations