Advertisement

An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis

  • Oliver Schrape
  • Frank Winkler
  • Steffen Zeidler
  • Markus Petri
  • Eckhard Grass
  • Ulrich Jagdhold
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6448)

Abstract

In this paper an All-Digital Phase-Locked Loop (ADPLL) with a high resolution and a wide frequency range for local on-chip clock generation is described. The proposed ADPLL has an operating range from 250MHz to 1.3GHz and a resolution of 25 ps. In contrast to other designs, the Digitally Controlled Oscillator (DCO) combines three different development approaches to achieve the desired performance. The ADPLL provides four different algorithms to control the DCO. Depending on the selected algorithm and the desired frequency, the lock-in time varies between 54 to more than hundreds reference cycles. The output of the synthesized clock is directly connected to a Low Voltage Differential Signaling (LVDS) interface to provide a high frequency LVDS clock. Before their VHDL implementation, all components were simulated using an event driven Matlab model. This proposed ADPLL uses standard cell library elements only and is implemented in an IHP 0.25 μm BiCMOS process. The overall power dissipation is less than 50mW (@ 800MHz) with a 2.5V power supply. Due to its VHDL description the design can be ported to other processes in short development time.

Keywords

All-Digital Phase-Locked Loop ADPLL Clock Generator Event driven Matlab Model LVDS PID Controller 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Best, R.: Design and Applications, Design, Simulation, and Applications. McGraw-Hill, New York (February 2000)Google Scholar
  2. 2.
    Chung, C.C., Lee, C.Y.: An all-digital phase-locked loop for high-speed clock generation. IEEE Journal of Solid-State Circuits 38(2), 679–682 (2003)Google Scholar
  3. 3.
    Herzel, F., Osmany, S.A., Hu, K., Schmalz, K., Jagdhold, U., Scheytt, J.C., Schrape, O., Winkler, W., Follmann, R., Kohl, D.K.T., Kersten, O., Podrebersek, T., Heyer, H.V., Winkler, F.: An integrated 8-12 ghz fractional-n frequency synthesizer in sige bicmos for satellite communications. In: Analog Integrated Circuits and Signal Processing (January 2010)Google Scholar
  4. 4.
    Li, S., Ismail, M.: A 7 ghz 1.5-v dual-modulus prescaler in 0.18 μm copper-cmos technology. Analog Integrated Circuits and Signal Processing 32, 89–95 (2002)CrossRefGoogle Scholar
  5. 5.
    Moorthi, S., Meganathan, D., Janarthanan, D., Kumar, P.P., Perinbam, J.R.P.: Low jitter adpll based clock generator for high speed soc applications. In: Proceedings of World Academy of Science, Engineering and Technology, vol. 32 (August 2008)Google Scholar
  6. 6.
    Nilsson, P., Torkelson, M.: A monolitic digital clock-generator for on-chip clocking of custom dsp’s. IEEE Journal of Solid-State Circuits 31(5), 700–706 (1996)CrossRefGoogle Scholar
  7. 7.
    Olsson, T., Nilsson, P., Meincke, T., Hemam, A., Torkelson, M.: A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs. In: IEEE International Symposium on Circuits and Systems, vol. 3, pp. 13–16 (2000)Google Scholar
  8. 8.
    Olsson, T., Nilsson, P.: A Digital PLL made from Standard Cells. In: European Conference on Circuit Theory and Design, ECCTD 2001 (August 2001)Google Scholar
  9. 9.
    Reddy, B.S.P., Krishnaparsad, N., Moorthi, S., Perinbam, J.R.P.: An All Digital Phase Locked Loop for Ultra Fast Locking. In: Proceedings of National Conference on Engineering Trends in Engineering and Technology (2008)Google Scholar
  10. 10.
    Sheng, D., Chung, C.C., Lee, C.Y.: A Fast-Lock-In ADPLL with High-Resolution and Low-Power DCO for SoC Applications. In: IEEE Asia Pacific Conference on Circuits and Systems (2006)Google Scholar
  11. 11.
    Zhuang, J., Du, Q., Kwasniewski, T.: Event-driven modeling and simulation of an digital pll. In: Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop (2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Oliver Schrape
    • 1
  • Frank Winkler
    • 2
  • Steffen Zeidler
    • 1
  • Markus Petri
    • 1
  • Eckhard Grass
    • 1
  • Ulrich Jagdhold
    • 1
  1. 1.IHP GmbHFrankfurt (Oder)Germany
  2. 2.Humboldt University BerlinBerlinGermany

Personalised recommendations