An Automated Framework for Power-Critical Code Region Detection and Power Peak Optimization of Embedded Software

  • Christian Bachmann
  • Andreas Genser
  • Christian Steger
  • Reinhold Weiß
  • Josef Haid
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6448)


In power-constrained mobile systems such as RF-powered smart-cards, power consumption peaks can lead to supply voltage drops threatening the reliability of these systems. In this paper we focus on the automated detection and reduction of power consumption peaks caused by embedded software. We propose a complete framework for automatically profiling embedded software applications by means of the power emulation technique and for identifying the power-critical software source code regions causing power peaks. Depending on the power management features available on the given device, an optimization strategy is chosen and automatically applied to the source code. In comparison to the manual optimization of power peaks, the automatic approach decreases the execution time overhead while only slightly increasing the required code size.


Power Peak Supply Voltage Smart Card Embed Software Automate Framework 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Haid, J., Kargl, W., Leutgeb, T., Scheiblhofer, D.: Power management for RF-powered vs. battery-powered devices. In: TMCS (2005)Google Scholar
  2. 2.
    Grumer, M., Wendt, M., Steger, C., Weiss, R., Neffe, U., Muehlberger, A.: Automated software power optimization for smart card systems with focus on peak reduction. In: AICCSA (2007)Google Scholar
  3. 3.
    Grumer, M., Wendt, M., Lickl, S., Steger, C., Weiss, R., Neffe, U., Muehlberger, A.: Software power peak reduction on smart card systems based on iterative compiling. Emerging Directions in Embedded and Ubiquitous Computing (2007)Google Scholar
  4. 4.
    Wendt, M., Grumer, M., Steger, C., Weiss, R., Neffe, U., Muehlberger, A.: System level power profile analysis and optimization for smart cards and mobile devices. In: SAC (2008)Google Scholar
  5. 5.
    Muresan, R., Gebotys, C.: Current flattening in software and hardware for security applications. In: CODES+ISSS (2004)Google Scholar
  6. 6.
    Li, X., Vahedi, H., Muresan, R., Gregori, S.: An integrated current flattening module for embedded cryptosystems. In: ISCAS (2005)Google Scholar
  7. 7.
    Vahedi, H., Muresan, R., Gregori, S.: On-chip current flattening circuit with dynamic voltage scaling. In: ISCAS (2006)Google Scholar
  8. 8.
    Genser, A., Bachmann, C., Haid, J., Steger, C., Weiss, R.: An emulation-based real-time power profiling unit for embedded software. In: SAMOS (2009)Google Scholar
  9. 9.
    Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, p. 388. Springer, Heidelberg (1999)CrossRefGoogle Scholar
  10. 10.
    Finkenzeller, K.: RFID Handbook. John Wiley & Sons Ltd., Chichester (2003)CrossRefGoogle Scholar
  11. 11.
    Bachmann, C., Genser, A., Steger, C., Weiss, R., Haid, J.: Automated power characterization for run-time power emulation of soc designs. In: 13th Euromicro DSD (2010) (in press)Google Scholar
  12. 12.

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Christian Bachmann
    • 1
  • Andreas Genser
    • 1
  • Christian Steger
    • 1
  • Reinhold Weiß
    • 1
  • Josef Haid
    • 2
  1. 1.Institute for Technical InformaticsGraz University of TechnologyAustria
  2. 2.Design Center GrazInfineon Technologies Austria AGAustria

Personalised recommendations