Advertisement

Transistor-Level Gate Modeling for Nano CMOS Circuit Verification Considering Statistical Process Variations

  • Qin Tang
  • Amir Zjajo
  • Michel Berkelaar
  • Nick van der Meijs
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6448)

Abstract

Equation- or table-based gate-level models (GLMs) have been applied in static timing analysis (STA) for decades. In order to evaluate the impact of statistical process variabilities, Monte Carlo (MC) simulations are utilized with GLMs for statistical static timing analysis (SSTA), which requires a massive amount of CPU time. Driven by the challenges associated with CMOS technology scaling to 45nm and below, intensive efforts have been contributed to optimize GLMs for higher accuracy at the expense of enhanced complexity. In order to maintain both accuracy and efficiency at 45nm node and below, in this paper we present a gate model built from a simplified transistor model. Considering the increasing statistical process variabilities, the model is embedded in our new statistical simulation engine, which can do both implicit non-MC statistical as well as deterministic simulations. Results of timing, noise and power grid analysis are presented using a 45nm PTMLP technology.

Keywords

gate modeling transistor-level non-Monte Carlo statistical timing analysis 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Menezes, N., Kashyap, C., Amin, C.: A “true” electrical cell model for timing, noise, and power grid verification. In: Proc. of DAC, pp. 462–467 (2008)Google Scholar
  2. 2.
    Amin, C., Kashyap, C., Menezes, N., Killpack, K.: A multi-port current source model for multiple-input switching effects in CMOS library cells. In: Proc. of DAC, pp. 247–252 (2006)Google Scholar
  3. 3.
    Goel, A., Vrudhula, S.: Statistical waveform and current source based standard cell models for accurate timing analysis. In: Proc. of DAC, pp. 227–230 (2008)Google Scholar
  4. 4.
    Li, P., Acar, E.: Waveform independent gate models for accurate timing analysis. In: Proc. of ICCD, pp. 617–622 (1996)Google Scholar
  5. 5.
    Tang, Q., Zjajo, A., Berkelaar, M., van der Meijs, N.: A simplified transistor model for CMOS timing analysis. In: Proc. of ProRISC, pp. 1–6 (2009)Google Scholar
  6. 6.
    Keller, I., Tarn, K.H., Kariat, V.: Challenges in gate level modeling for delay and SI at 65nm and below. In: Proc. of DAC, pp. 468–473 (2008)Google Scholar
  7. 7.
    Nazarian, S., Pedram, M., Tuncer, E., Lin, T.: Sensitivity-based gate delay propagation in static timing analysis. In: Proc. of ISQED, pp. 536–541 (2005)Google Scholar
  8. 8.
    Croix, J.F., Wong, D.F.: Blade and Razor: cell and interconnect delay analysis using current-based models. In: Proc. of DAC, pp. 386–389 (2003)Google Scholar
  9. 9.
    Amin, C.S., Dartu, F., Ismail, Y.I.: Weibull based analytical waveform model. IEEE Trans. on CAD 24, 1156–1168 (2005)CrossRefGoogle Scholar
  10. 10.
    Raja, S., Varadi, F., Becer, M., Geada, J.: Transistor level gate modeling for accurate and fast timing, noise, and power analysis. In: Proc. of DAC, pp. 456–461 (2008)Google Scholar
  11. 11.
    Kulshrehtha, P., Palermo, R., Mortazavi, M.: Transistor-level timing analysis using embedded simulation. In: Proc. of ICCAD, pp. 344–348 (2000)Google Scholar
  12. 12.
    Li, Z., Chen, S.: Transistor level timing analysis considering multiple inputs simultaneous switching. In: Proc. of CADCG, pp. 315–320 (2007)Google Scholar
  13. 13.
  14. 14.
    Rabaey, J.M.: Digital integrated circuit: A design perspective, pp. 96–100. Prentice Hall, Upper Saddle River (1996)Google Scholar
  15. 15.
    Sakural, T., Newton, A.R.: Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE JSSC 25(2), 584–594 (1990)Google Scholar
  16. 16.
    Tang, Q., Zjajo, A., Berkelaar, M., van der Meijs, N.: RDE-based transistor-level gate simulation for statistical static timing analysis. In: Proc. of DAC, pp. 787–792 (2010)Google Scholar
  17. 17.
    Soong, T.T.: Random differential equations in science and engineering. Academic Press, New York (1973)zbMATHGoogle Scholar
  18. 18.
    Fatemi, H., Nazarian, S., Pedram, M.: Statistical logic cell delay analysis using a current-based model. In: Proc. of DAC, pp. 253–256 (2006)Google Scholar
  19. 19.
    Liu, B., Kahng, A.B.: Statistical gate level simulation via voltage controlled current models. In: IEEE Proc. of MBAS, pp. 23–27 (2006)Google Scholar
  20. 20.
    Predictive Technology Model for Low-power Applications (PTMLP) (November 2008), http://www.eas.asu.edu/~ptm/modelcard/LP/45nm_LP.pm

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Qin Tang
    • 1
  • Amir Zjajo
    • 1
  • Michel Berkelaar
    • 1
  • Nick van der Meijs
    • 1
  1. 1.Circuits and Systems GroupDelft University of TechnologyNetherlands

Personalised recommendations