Logic Architecture and VDD Selection for Reducing the Impact of Intra-die Random VT Variations on Timing

  • Bahman Kheradmand-Boroujeni
  • Christian Piguet
  • Yusuf Leblebici
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6448)


We show that in logic circuits working at supply voltage (VDD) below nominal value, proper selection of logic architecture and VDD together can reduce the impact of device-to-device random process variations (PV) on timing. First we show that σ/μ of transistor current and delay strongly depend on VDD. Then we compare the PV sensitivity of Low-Power Slow (LP-S) and High-Power Fast (HP-F) architectures. The results propose the idea that for a given technology, equal power budget and delay, LP-S circuits working at higher VDD are about 1.8X less PV sensitive compare to HP-F circuits working at lower VDD.


Low-Voltage Low-Power Process Variation Random Variations Statistical Variability Flip-Flop Digital VLSI 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Vittoz, E.: Weak Inversion for Ultimate Low-Power Logic. In: Piguet, C. (ed.) Low-Power Electronics Design, ch. 16. CRC Press, Boca Raton (2004)Google Scholar
  2. 2.
    Weber, O., Faynot, O., Andrieu, F., Buj-Dufournet, C., Allain, F., Scheiblin, P., Foucher, J., Daval, N., Lafond, D., Tosti, L., Brevard, L., Rozeau, O., Fenouillet-Beranger, C., Marin, M., Boeuf, F., Delprat, D., Bourdelle, K., Nguyen, B.-Y., Deleonibus, S.: High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding. In: IEEE International Electron Devices Meeting (IEDM), pp. 1–4 (2008)Google Scholar
  3. 3.
    Reid, D., Millar, C., Roy, G., Roy, S., Asenov, A.: Analysis of Threshold Voltage Distribution Due to Random Dopants: A 100 000-Sample 3-D Simulation Study. IEEE Transactions on Electron Devices 56(10), 2255–2263 (2009)CrossRefGoogle Scholar
  4. 4.
    Cathignol, A., Cheng, B., Chanemougame, D., Brown, A.R., Rochereau, K., Asenov, A.: Quantitative Evaluation of Statistical Variability Sources in a 45-nm Technological Node LP N-MOSFET. IEEE Electron Device Letters 29(6), 609–611 (2008)CrossRefGoogle Scholar
  5. 5.
    Tsunomura, T., Nishida, A., Yano, F., Putra, A.T., Takeuchi, K., Inaba, S., Kamohara, S., Terada, K., Hiramoto, T., Mogami, T.: Analyses of 5σ Vth fluctuation in 65nm-MOSFETs using takeuchi plot. In: Symposium on VLSI Technology, pp. 156–157. IEEE Press, Los Alamitos (2008)Google Scholar
  6. 6.
    Kuhn, K.J.: Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS. In: IEEE International Electron Devices Meeting (IEDM), pp. 471–474 (2007)Google Scholar
  7. 7.
    Kheradmand-Boroujeni, B., Piguet, C., Leblebici, Y.: AVGS-Mux style: A novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 339–344 (2010)Google Scholar
  8. 8.
    Abu-rahma, M.H., Anis, M.: Variability in VLSI Circuits: Sources and Design Considerations. In: Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3215–3218 (2007)Google Scholar
  9. 9.
    Yeo, K.S., Roy, K.: Low-Voltage Low-Power Adders. In: Low-Voltage, Low-Power VLSI Subsystems, ch. 3, pp. 72–83. McGraw-Hill, New York (2005)Google Scholar
  10. 10.
    Piguet, C., Masgonty, J.M., Arm, C.: D-Type Master-Slave Flip-Flop. In: US Patent No. 6323710 B1, filed (November 1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Bahman Kheradmand-Boroujeni
    • 1
    • 2
  • Christian Piguet
    • 1
  • Yusuf Leblebici
    • 2
  1. 1.Integrated and Wireless SystemsCentre Suisse d’Electronique et de Microtechnique (CSEM)NeuchâtelSwitzerland
  2. 2.Microelectronic Systems LaboratoryEcole Polytechnique Fédérale de Lausanne (EPFL)LausanneSwitzerland

Personalised recommendations