Hermes-A – An Asynchronous NoC Router with Distributed Routing

  • Julian Pontes
  • Matheus Moreira
  • Fernando Moraes
  • Ney Calazans
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6448)


This work presents the architecture and ASIC implementation of Hermes-A, an asynchronous network on chip router. Hermes-A is coupled to a network interface that enables communication between router and synchronous processing elements. The ASIC implementation of the router employed standard CAD tools and a specific library of components. Area and timing characteristics for 180nm technology attest the quality of the design, which displays a maximum throughput of 3.6 Gbits/s.


asynchronous circuits network on chip 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Ho, R., Mai, K., Horowitz, M.: The future of wires. Proceedings of the IEEE 89(4), 490–504 (2001)CrossRefGoogle Scholar
  2. 2.
    Chapiro, D.: Globally-Asynchronous Locally Synchronous Systems. PhD th., Stanford University, 134 p. (October 1984)Google Scholar
  3. 3.
    Marculescu, R., Ogras, U., Peh, L.-S., Jerger, N., Hoskote, Y.: Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28(1), 3–21 (2009)CrossRefGoogle Scholar
  4. 4.
    Bainbridge, J., Furber, S.: Chain: A Delay-Insensitive Chip Area Interconnect. IEEE Micro 22(5), 16–23 (2002)CrossRefGoogle Scholar
  5. 5.
    Felicijan, T., Furber, S.: An Asynchronous On-Chip Router with Quality-of-Service (QoS) Support. In: 17th IEEE Int. SoC Conf. (SOCC 2004), pp. 274–277 (2004)Google Scholar
  6. 6.
    Lines, A.: Asynchronous Interconnect for Synchronous SoC Design. IEEE Micro 24(1), 32–41 (2004)CrossRefGoogle Scholar
  7. 7.
    Bjerregaard, T., Stensgaard, M., Sparsø, J.: A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method. In: Design, Automation, and Test Europe (DATE 2007), pp. 1–6 (April 2007)Google Scholar
  8. 8.
    Dobkin, R., Ginosar, R., Kolodny, A.: QNoC asynchronous router. Integration the VLSI Journal 42(2), 103–115 (2009)CrossRefGoogle Scholar
  9. 9.
    Quartana, J., Renane, S., Baixas, A., Fesquet, L., Renaudin, M.: GALS systems prototyping using multiclock FPGAs and asynchronous network-on-chips. In: Int. Conf. on Field Programmable Logic and Applications (FPL 2005), pp. 299–304 (2005)Google Scholar
  10. 10.
    Beigné, E., Clermidy, F., Vivet, P., Clouard, A., Renaudin, M.: An Asynchronous NoC Architecture Providing Low Latency Service and its Multi-level Design Framework. In: IEEE Int. Symp. on Asynchronous Circuits and Systems (ASYNC 2005), pp. 54–63 (2005)Google Scholar
  11. 11.
    Wang, X., Ahonen, T., Nurmi, J.: Prototyping a Globally Asynchronous Locally Synchronous Network-On-Chip on a Conventional FPGA Device Using Synchronous Design Tools. In: Int. Conf. on Field Programmable Logic and Applications (FPL 2006), pp. 657–662 (2006)Google Scholar
  12. 12.
    Hollis, S., Moore, S.: RasP: An Area-efficient, On-chip Network. In: Int. Conf. on Computer Design (ICCD 2006), pp. 63–69 (2006)Google Scholar
  13. 13.
    Sheibanyrad, A., Greiner, A., Miro-Panades, I.: Multisynchronous and Fully Asynchronous NoCs for GALS Architectures. IEEE Design and Test of Computers 25(6), 572–580 (2008)CrossRefGoogle Scholar
  14. 14.
    Pontes, J., Soares, R., Carvalho, E., Moraes, F., Calazans, N.: SCAFFI: An intrachip FPGA asynchronous interface based on hard macros. In: Int. Conf. on Computer Design (ICCD 2007), pp. 541–546 (2007)Google Scholar
  15. 15.
    Thonnart, Y., Vivet, P., Clermidy, F.: A Fully Asynchronous Low-Power Framework for GALS NoC Integration. In: Design, Automation, and Test Europe (DATE 2010), pp. 33–38 (2010)Google Scholar
  16. 16.
    Sparsø, J., Furber, S.: Principles of Asynchronous Circuit Design – A Systems Perspective. 354 p. Kluwer Academic Publishers, Boston (2001)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Julian Pontes
    • 1
  • Matheus Moreira
    • 1
  • Fernando Moraes
    • 1
  • Ney Calazans
    • 1
  1. 1.Faculty of InformaticsPUCRSPorto AlegreBrazil

Personalised recommendations