Advertisement

A Power-Aware Online Scheduling Algorithm for Streaming Applications in Embedded MPSoC

  • Tanguy Sassolas
  • Nicolas Ventroux
  • Nassima Boudouani
  • Guillaume Blanc
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6448)

Abstract

As application complexity grows, embedded systems move to multiprocessor architectures to cope with the computation needs. The issue for multiprocessor architectures is to optimize the processing resources usage and power consumption to reach a higher energy efficiency. These optimizations are handled by scheduling techniques. To tackle this issue we propose a global online scheduling algorithm for streaming applications. It takes into account data dependencies between pipeline tasks to optimize processor usage and reduce power consumption through the use of DPM and DVFS modes. An implementation of the algorithm on a virtual platform, executing a WCDMA application, demonstrates up to 45% power consumption gain while guaranteeing regular data throughput.

Index Terms

scheduling low-power multiprocessor streaming applications 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Venkatachalam, V., Franz, M.: Power Reduction Techniques For Microprocessor Systems. ACM Computing Surveys (CSUR) 37(3), 195–237 (2005)CrossRefGoogle Scholar
  2. 2.
    Intel PXA27x Processor Family, Electrical, Mechanical, and Thermal Specification (2005)Google Scholar
  3. 3.
    Dertouzos, M.L., Mok, A.K.: Multiprocessor Online Scheduling of Hard-Real-Time Tasks. IEEE Transactions on Software Engineering 15(12), 1497–1506 (1989)CrossRefGoogle Scholar
  4. 4.
    Benini, L., Bertozzi, D., Guerri, A., Milano, M.: Allocation, Scheduling and Voltage Scaling on Energy Aware MPSoCs. In: Beck, J.C., Smith, B.M. (eds.) CPAIOR 2006. LNCS, vol. 3990, pp. 44–58. Springer, Heidelberg (2006)CrossRefGoogle Scholar
  5. 5.
    Lu, Y.-H., Benini, L., De Micheli, G.: Dynamic Frequency Scaling with Buffer Insertion for Mixed Workloads. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 21(5), 1284–1305 (2002)Google Scholar
  6. 6.
    Pettis, N., Cai, L., Lu, Y.-H.: Statistically Optimal Dynamic Power Management for Streaming Data. IEEE Transactions on Computers 55(7), 800–814 (2006)CrossRefGoogle Scholar
  7. 7.
    Kim, K.H., Buyya, R., Kim, J.: Power Aware Scheduling of Bag-of-Tasks Applications with Deadline Constraints on DVS-enabled Clusters. In: IEEE International Symposium on Cluster Computing and the Grid (CCGRID), pp. 541–548 (2007)Google Scholar
  8. 8.
    Zhang, F., Chanson, S.T.: Power-Aware Processor Scheduling under Average Delay Constraints. In: IEEE Real Time on Embedded Technology and Applications Symposium (RTAS), pp. 202–212 (2005)Google Scholar
  9. 9.
    Choudhury, P., Chakrabarti, P.P., Kumar, R.: Online Dynamic Voltage Scaling using Task Graph Mapping Analysis for Multiprocessors. In: International Conference on VLSI Design (VLSID), pp. 89–94 (2007)Google Scholar
  10. 10.
    Hua, S., Qu, G., Bhattacharyya, S.S.: Energy-Efficient Embedded Software Implementation on Multiprocessor System-on-Chip with Multiple Voltages. ACM Transactions on Embedded Computing Systems (TECS) 5(2), 321–341 (2006)CrossRefGoogle Scholar
  11. 11.
    Zhang, F., Chanson, S.T.: Blocking-Aware Processor Voltage Scheduling for Real-Time Tasks. ACM TECS 3(2), 307–335 (2004)CrossRefGoogle Scholar
  12. 12.
    Im, C., Kim, H., Ha, S.: Dynamic Voltage Scheduling Technique for Low-Power Multimedia Applications Using Buffers. In: ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 34–39 (2001)Google Scholar
  13. 13.
    Ventroux, N., Guerre, A., Sassolas, T., Moutaoukil, L., Bechara, C., David, R.: SESAM: an MPSoC Simulation Environment for Dynamic Application Processing. In: IEEE International Conference on Embedded Software and Systems, ICESS (2010)Google Scholar
  14. 14.
    Guerre, A., Ventroux, N., David, R., Merigot, A.: Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study. In: IEEE Euromicro Symposium on Digital Systems Design (DSD), pp. 390–397 (2009)Google Scholar
  15. 15.
    Richardson, A.: WCDMA Design Handbook (2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • Tanguy Sassolas
    • 1
  • Nicolas Ventroux
    • 1
  • Nassima Boudouani
    • 1
  • Guillaume Blanc
    • 1
  1. 1.Embedded Computing LaboratoryCEA, LISTGif-sur-Yvette CEDEXFrance

Personalised recommendations