Abstract
The core of a contemporary CPLD device is a PAL-based logic block which consists of a programmable AND matrix and a fixed OR matrix. A new technology mapping method for PAL-based devices based on the analysis of graph of outputs is described. The presented approach uses original method for illustrating a minimized form of a multi-output Boolean function. Graph node represents groups of multiple-output implicants with common output part. The essence of the method is the process of searching for appropriate multi-output implicants that can be shared by several functions. A new method for the description of cascaded feedback connections is presented. The experimental results show that the proposed algorithm leads to significant reduction of chip area used by resulting circuits.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Anderson, J.H., Brown, S.D.: Technology mapping for large complex PLDs. In: Proc. of Des. Autom. Conf., pp. 698–703 (1998)
Ashar, P., Devadas, S., Newton, A.R.: Sequential logic synthesis. Kluwer Academic Publisher, London (1992)
Bolton, M.: Digital systems design with programmable logic. Addison-Wesley Publishing Company, New York (1990)
Chen, S.L., Hwang, T.T., Liu, C.L.: A technology mapping algorithm for CPLD architectures. In: IEEE Int. Conf. on Field Program Technol., Hong Kong, pp. 204–210 (2002)
Ciesielski, M.J., Yang, S.: PLADE: A two-stage PLA decomposition. IEEE Trans. on Comput. Aided Des. 11, 943–954 (1992)
Devadas, S., Newton, A.R.: Exact algorithms for output encoding, state assignment, and four-level Boolean minimization. IEEE Tran. on Comput. Aided Des. 10, 13–27 (1991)
Devadas, S., Wang, A.R., Newton, A.R., et al.: Boolean decomposition in multi-level logic optimization. In: IEEE Int. Conf. on Comput. Aided Des., pp. 290–293 (1988)
Devadas, S., Wang, A.R., Newton, A.R., et al.: Boolean decomposition of Programmable Logic Arrays. In: IEEE Cust. Integr. Circuits Conf., pp. 2.5.1–2.5.5 (1988)
Fišer, P., Kubátová, H.: Flexible two-level Boolean minimizer BOOM II and its applications. In: Proc. 9th Euromicro Conf. on Digit. System Des., pp. 369–376 (2006)
Hasan, Z., Hurison, D., Ciesielski, M.: A fast partitioning method for PLA-based FPGAs. IEEE Des. and Test of Comput., 34–39 (1992)
Hlavicka, J., Fišer, P.: BOOM - a heuristic Boolean minimizer. In: Proc. Int. Conf. on Comput. Aided Des., pp. 439–442 (2001)
Józwiak, L., Volf, F.: An efficient method for decomposition of multiple-output Boolean functions and assigned sequential machines. In: European Conf. on Des Autom., pp. 114–122 (1992)
Józwiak, L., Volf, F.: Efficient decomposition of assigned sequential machines and Boolean functions for PLD implementation. In: IEEE Int. Conf. on Electron Technol. Dir., pp. 258–266 (1995)
Kania, D.: Two-level logic synthesis on PALs. Electron Lett. 35, 879–880 (1999)
Kania, D.: A technology mapping algorithm for PAL-based devices using multi-output function graphs. In: Proc. of 26th Euromicro Conf., pp. 146–153 (2000)
Kania, D.: An efficient approach to synthesis of multi-output Boolean functions on PAL-based devices. IEE Comput. and Digit. Tech. 150, 143–149 (2003)
Kania, D.: The logic synthesis for the PAL-based Complex Programmable Logic Devices. Silesian University of Technology, Gliwice (2004)
Malik, A., Harrison, D., Brayton, R.K.: Three-level decomposition with application to PLDs. In: Proc. IEEE Int. Conf. on Comput. Des., pp. 628–633 (1991)
Micheli, G.: Synthesis and optimization of digital circuits. McGraw-Hill, New York (1994)
Sasao, T.: Application of multiple-valued logic to a serial decomposition of PLAs. In: Proc. 19th Int. Symp. on Mult. Valued Log, pp. 264–271 (1989)
Saldanha, A., Katz, R.H.: PLA optimization using output encoding. In: IEEE Int. Conf. on Comput. Aided Des., pp. 478–481 (1988)
Sharma, K.: Programmable logic handbook, PLDs, CPLDs & FPGAs. McGraw-Hill, New York (1998)
Shi, C.J., Brzozowski, J.A.: An efficient algorithm for constrained encoding and its applications. IEEE Tran. on Comput. Aided Des. 12, 1813–1826 (1993)
Wang, L., Almaini, A.E.A.: Optimisation of Reed-Muller PLA implementations circuits. In: IEE Proc. Devices and Syst., vol. 149, pp. 119–128 (2002)
Yang, C., Ciesielski, M.: PLA decomposition with generalized decoders. In: IEEE Int. Conf. on Comput. Aided Des., pp. 312–315 (1989)
Yang, S., Ciesielski, M.: Optimum and suboptimum algorithms for input encoding and its relationship to logic minimization. IEEE Trans. on Comput. Aided Des. 1, 4–12 (1991)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Kania, D. (2011). 6 Efficient Technology Mapping Method for PAL-Based Devices. In: Adamski, M., Barkalov, A., Węgrzyn, M. (eds) Design of Digital Systems and Devices. Lecture Notes in Electrical Engineering, vol 79. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17545-9_6
Download citation
DOI: https://doi.org/10.1007/978-3-642-17545-9_6
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17544-2
Online ISBN: 978-3-642-17545-9
eBook Packages: EngineeringEngineering (R0)