Abstract
This paper summarizes results of the PhD theses on system-level design of embedded systems at the Institute Integrated Circuits and Systems Lab under the survey of Prof. Dr.-Ing. Sorin Huss. A straightforward identification of suited system-level implementations of distributed embedded systems is increasingly restricted by the complexity of the solution space and the size of modern systems. Therefore, concepts are mandatory, which are able to control the design complexity and assist the reuse of components. A hierarchical, task-based design approach and two algorithms are developed, which allow to derive dynamically partial specification models for design space exploration on different levels of detail as well as task descriptions for IP encapsulation So, the descriptive complexity of specifications is considerably reduced and the execution time of system-level synthesis algorithm can be adopted to the current requirements of the designer. The task behavior is captured by Input/Output Relations, which represent a very general and powerful means of encapsulating internal implementation details and of describing data as well as control-flow information on different levels of detail. The necessity of these concepts are demonstrated by means of an MP3 decoder application example.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Atmel, I.: Configurable logic data book (2001), http://www.atmel.com
Berry, G., Gonthier, G.: The Esterel Synchronous Programming Language: Design, Semantics, Implementation. Science of Computer Programming 19(2), 87–152 (1992)
Bieger, J., Huss, S., Jung, M., Klaus, S., Steininger, T.: Rapid prototyping for configurable system-on-a-chip platforms: A simulation based approach. In: IEEE Proc. 17th Int. Conf. on VLSI Design and 3rd Int. Conf. on Embedded Systems. IEEE Computer Society Press, Mumbai (2004)
Bossung, W., Huss, S.A., Klaus, S.: High-Level Embedded System Specifications Based on Process Activation Conditions. VLSI Signal Processing, Special Issue on System Design 21(3), 277–291 (1999)
Buck, J.T.: Scheduling dynamic dataflow graphs with bounded memory using the token flow model. Tech. Rep. ERL-93-69, UC Berkeley (September 1993)
Cortés, L.A., Eles, P., Peng, Z.: A survey on hardware/software codesign representation models. Tech. rep., Linköping University (June 1999)
Dave, B., Jha, N.: Cohra: Hardware-software co-synthesis of hierarchical distributed embedded system architectures. In: Proc. Eleventh Int. Conference on VLSI Design. IEEE Computer Society Press, Chennai (1998)
Eles, P., Kuchcinski, K., Peng, Z., Doboli, A., Pop, P.: Scheduling of conditional process graphs for the synthesis of embedded systems. In: Proceedings of the conference on Design, automation and test in Europe, pp. 132–139. IEEE Computer Society Press, Paris (1998)
Ernst, R., Ziegenbein, D., Richter, K., Thiele, L., Teich, J.: Hardware/Software Codesign of Embedded Systems - The SPI Workbench. In: Proc. IEEE Workshop on VLSI. IEEE Computer Society Press, Orlando (1999)
Gajski, D.D., Vahid, F., Narayan, S., Gong, J.: Specification and Design of Embedded Systems. Prentice Hall, Upper Saddle River (1994)
Harel, D.: Statecharts: A visual formalism for complex systems. Science of Computer Programming 8(3), 231–274 (1987)
Haubelt, C., Mostaghim, S., Slomka, F., Teich, J., Tyagi, A.: Hierarchical Synthesis of Embedded Systems Using Evolutionary Algorithms. In: Evolutionary Algorithms for Embedded System Design. Genetic Algorithms and Evolutionary Computation (GENA), pp. 63–104. Kluwer Academic Publishers, Boston (2003)
Jakoby, A., Liskiewicz, M., Reischuk, R.: The expressive power and complexity of dynamic process graphs. In: Workshop on Graph-Theoretic Concepts in Computer Science. pp. 230–242 (2000)
Jhumka, A., Klaus, S., Huss, S.A.: A dependability-driven system-level design approach for embedded systems. In: Proceedings of IEEE/ACM International Conference on Design Automation and Test in Europe (DATE), Munich, Germany (March 2005)
Klaus, S., Laue, R., Huss, S.A.: Design space exploration of incompletely specified embedded systems by genetic algorithms. In: GI/ITG/GMM Workshop Modellierung und Verifikation, München (April 2005)
Klaus, S., Huss, S.A.: Interrelation of Specification Method and Scheduling Results in Embedded System Design. In: Proc. ECSI Int. Forum on Design Languages, Lyon, France (September 2001)
Kountouris, A.A., Wolinski, C.: Efficient scheduling of conditional behaviours for high-level synthesis. ACM Transactions on Design Automation of Electronic Systems 7(3), 380–412 (2002)
Lee, E.A., Messerschmitt, D.G.: Synchronous dataflow. Proceedings of the IEEE 75(9), 1235–1245 (1997)
Mohanty, S., Prasanna, V.K., Neema, S., Davis, J.: Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. In: Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems, pp. 18–27. ACM Press, Berlin (2002)
Petri, C.A.: Interpretations of a net theory. Tech. Rep. 75–07, GMD, Bonn, W. Germany (1975)
Ziegenbein, D., Richter, K., Ernst, R., Thiele, L., Teich, J.: SPI- a system model for heterogeneously specified embedded systems. IEEE Trans. on VLSI Systems 9(4), 379–389 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Klaus, S. (2010). A Flexible Hierarchical Approach for Controlling the System-Level Design Complexity of Embedded Systems. In: Biedermann, A., Molter, H.G. (eds) Design Methodologies for Secure Embedded Systems. Lecture Notes in Electrical Engineering, vol 78. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-16767-6_2
Download citation
DOI: https://doi.org/10.1007/978-3-642-16767-6_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-16766-9
Online ISBN: 978-3-642-16767-6
eBook Packages: EngineeringEngineering (R0)