Advertisement

SOI MOSFET Transconductance Behavior from Micro to Nano Era

  • J. A. MartinoEmail author
  • P. G. D. Agopian
  • E. Simoen
  • C. Claeys
Chapter
  • 1.8k Downloads
Part of the Engineering Materials book series (ENG.MAT.)

Abstract

The transconductance is one of the main device parameters used to analyze the electrical characteristics of the MOSFET. From the transconductance versus gate voltage characteristic it is possible to extract many electrical and technological parameters like threshold voltage, carrier mobility, electric field mobility degradation and others. However, partially and fully depleted SOI (planar and multi-gate) devices present second order effects that have to be well understood in order to avoid any mistake of the parameter extraction. This chapter is devoted to show the main second order effects that modify the transconductance behavior from micro to nano era of SOI devices like: partially-depleted, fully depleted, planar and multi-gate, standard and strained, DTMOS and GC SOI MOSFETs. The impact of the gate stack composition such as cap layer and metal gate thickness is also outlined. For example multiple gm peaks are sometimes observed and can be related with different origins like gate induced floating body effects, multiple threshold voltages, quantum effects and others.

Keywords

Threshold Voltage Gate Voltage Gate Oxide Back Gate Voltage Front Gate 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Colinge, J.P.: Silicon-On-Insulator Technology: Materials to VLSI, 3rd edn. Kluwer Academic Publishers, London (2004)Google Scholar
  2. 2.
    Colinge, J.P.: Transconductance of Silicon-on-insulator (SOI) MOSFET’s. IEEE Electron Dev. Lett. 6, 573–574 (1985)CrossRefGoogle Scholar
  3. 3.
    Ouisse, T., Cristoloveanu, S., Borel, G.: Influence of series resistances and interface coupling on the transconductance of fully-depleted silicon-on-insulator MOSFETs. Solid State Electron. 35, 141–149 (1992)CrossRefGoogle Scholar
  4. 4.
    Pavanello, M.A., Martino, J.A., Flandre, D.: Graded-channel fully depleted silicon-on-insulator nMOSFET for reducing the parasitic bipolar effects. Solid-State Electron. 44, 917–922 (2000)CrossRefGoogle Scholar
  5. 5.
    Colinge, J.P.: An SOI voltage-controlled bipolar-MOS device. IEEE Trans. Electron Dev. 34, 845–849 (1987)CrossRefGoogle Scholar
  6. 6.
    Schuegraf, K.F., Hu, C.: Hole injection SiO2 breakdown model for very low voltage lifetime extrapolation. IEEE Trans. Electron Dev. 41, 761–767 (1994)CrossRefGoogle Scholar
  7. 7.
    Pretet, J., Matsumoto, T., Poiroux, T., Cristoloveanu, S., Gwoziecki, R., Raynaud, C., et al.: New mechanism of body charging in partially depleted SOI-MOSFETs with ultra-thin gate oxides. In: Proceedings of ESSDERC, pp. 515–518 (2002)Google Scholar
  8. 8.
    Mercha, A., Rafi, J.M., Simoen, E., Augendre, E., Claeys, C.: Linear kink effect induced by electron valence band tunneling in ultrathin gate oxide bulk and SOI MOSFETS. IEEE Trans. Electron Dev. 50, 1675–1682 (2003)CrossRefGoogle Scholar
  9. 9.
    Agopian, P.G.D., Martino, J.A., Simoen, E., Claeys, C.: Study of the linear kink effect in PD SOI nMOSFETs. Microelectron. J. 38, 114–119 (2007)CrossRefGoogle Scholar
  10. 10.
    Agopian, P.G.D., Martino, J.A., Simoen, E., Claeys, C.: Temperature influence on the gate-induced floating body effect parameters in fully depleted SOI nMOSFETs. Solid-State Electron. 52, 1751–1754 (2008)CrossRefGoogle Scholar
  11. 11.
    Poiroux, T., Vinet, M., Faynot, O., Widiez, J., Lolivier, J., Ernst, T., Previtali, B., Deleonibus, S.: Multiple gate devices: advantages and challenges. Microelectron. Eng. 80, 378–385 (2005)CrossRefGoogle Scholar
  12. 12.
    Agopian, P.G.D., Martino, J.A., Simoen, E., Claeys, C.: Transconductance ramp effect in high-k triple gate sSOI nFinFETs. In: IEEE International SOI Conference 2009 (2009). doi: 10.1109/SOI.2009.5318766
  13. 13.
    Rudenko, T., Collaert, N., De Gendt, S., Kilchytska, V., Jurczak, M., Flandre, D.: Effective mobility in FinFET structures with HfO2 and SiON gate dielectrics and TaN gate electrode. Microelectron. Eng. 80, 386–389 (2005)CrossRefGoogle Scholar
  14. 14.
    Andrade, M.G.C., Martino, J.A.: Threshold voltages of SOI MuGFETs. Solid-State Electron. 52, 1877–1883 (2008)CrossRefGoogle Scholar
  15. 15.
    Giusi, G., Crupi, F., Simoen, E., Eneman, G., Jurczak, M.: Performance and Reliability of Strained-Silicon nMOSFETs With SiN Cap Layer. IEEE Trans. Electron. Dev. 54, 78–82 (2007)CrossRefGoogle Scholar
  16. 16.
    Claeys, C., Simoen, E., Put, S., Giusi, G., Crupi, F.: Impact strain engineering on gate stack quality and reliability. Solid-States Electron. 52, 1115–1126 (2008)CrossRefGoogle Scholar
  17. 17.
    Goo, J.-S., Xiang, Q., Takamura, Y., Arasnia, F., Paton, E.N., Besser, P., et al.: Band offset induced threshold variation in strained-Si nMOSFETs. IEEE Electron. Dev. Lett. 24, 568–570 (2003)CrossRefGoogle Scholar
  18. 18.
    Lim, J.-S., Thompson, S.E., Fossum, J.G.: Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs. IEEE Electron. Dev. Lett. 25, 731–733 (2004)CrossRefGoogle Scholar
  19. 19.
    Martino, J.A., Rodrigues, M., Mercha, A., Simoen, E., Veloso, A., Collaert, N., Jurczak, M., Claeys, C.: Gate Stack Influence on GIFBE in nFinFETs. ECS Trans. 19(4), 133–138 (2009)CrossRefGoogle Scholar
  20. 20.
    Rodrigues, M., Martino, J.A., Collaert, N., Mercha, A., Simoen, E., Claeys, C.: Impact of the TiN metal gate thickness on gate induced floating body effect. In: Conference Proceeding of conference EuroSOI 2009, pp. 131–132 (2009)Google Scholar
  21. 21.
    Baie, X., Colinge, J.P.: Two-dimensional confinement effects in gate-all around (GAA) MOSFETs. Solid-State Electron. 42, 499–504 (1998)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2011

Authors and Affiliations

  • J. A. Martino
    • 1
    Email author
  • P. G. D. Agopian
    • 1
    • 2
  • E. Simoen
    • 3
  • C. Claeys
    • 3
  1. 1.LSI/PSI/USP, University of Sao PauloSão PauloBrazil
  2. 2.Centro Universitario da FEISao Bernardo do CampoBrazil
  3. 3.IMECLeuvenBelgium

Personalised recommendations