Skip to main content
SpringerLink
Log in

Parallel Processing with CUDA in Ceramic Tiles Classification

  • Conference paper
Knowledge-Based and Intelligent Information and Engineering Systems (KES 2010)

Part of the book series: Lecture Notes in Computer Science ((LNAI,volume 6276))

Abstract

This paper describes the implementation of an algorithm for surface error detection on ceramic tiles in CUDA (Compute Unified Device Architecture). It compares the differences between the CPU and the GPU algorithm implementation, analyzes the features of CUDA GPU and summarizes the general programming model of CUDA. Paper presents the speed up gained in favor of the GPU algorithm implementation. Implemented algorithm used in this paper written in C is relatively simple, and for test results version for the CPU was made and the GPU version. The results show the speed up of the computation compared with the CPU that increases as the image size increases, with the maximum speed up of 4,89 times.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. NVIDIA Corporation, NVIDIA CUDA Programming Guide Version 2.1, NVIDIA Corporation (2008)

    Google Scholar 

  2. Garland, M., Le Grand, S., Nickolls, J., Anderson, J., Hardwick, J., Morton, S., Phillips, E., Zhang, Y., Volkov, V.: Parallel Computing Experiences With Cuda. IEEE Micro 28, 13–27 (2008)

    Article  Google Scholar 

  3. Vineet, V., Narayanan, P.J.: CUDA Cuts: Fast Graph Cuts on the GPU. In: Proc. Computer Vision and Pattern Recognition Workshops, Anchorage, pp. 1–8 (June 2008)

    Google Scholar 

  4. Sintorn, E., Assarsson, U.: Fast parallel GPU-sorting using a hybrid algorithm. Journal of Parallel and Distributed Computing 68, 1381–1388 (2008)

    Article  Google Scholar 

  5. Franco, J., Bernabe, G., Fernandez, J., Acacio, M.E.: A Parallel Implementation of the 2D Wavelet Transform Using CUDA. In: 17th Euromicro International Conference on Parallel, Distributed and Network-based Processing, Weimar, pp. 111–118 (2009)

    Google Scholar 

  6. Yang, Z., Zhu, Y., Pu, Y.: Parallel Image Processing Based on CUDA. In: 2008 International Conference on Computer Science and Software Engineering, Wuhan, vol. 3, pp. 198–201 (2008)

    Google Scholar 

  7. Hocenski, Ž., Aleksi, I., Mijaković, R.: Ceramic Tiles Failure Detection Based on FPGA Image Processing. In: Proc. Int. Conf. on Industrial Electronics- ISIE 2009, Seoul, pp. 2169–2174 (2009)

    Google Scholar 

  8. Che, S., Boyer, M., Meng, J., Tarjan, D., Sheaffer, J.W., Skadron, K.: A performance study of general-purpose applications on graphics processors using CUDA. J. Parallel Distrib. Comput. 68, 1370–1380 (2008)

    Article  Google Scholar 

  9. Hocenski, Ž., Keser, T., Baumgartner, A.: A Simple and Efficient Method for Ceramic Tile Surface Defects Detection. In: Proc. 2007 International Symposium on Industrial Electronics, Vigo, pp. 1606–1611 (2007)

    Google Scholar 

  10. Hocenski, V., Hocenski, Ž.: Sustainable Development Technology in Ceramic Tiles Industry. In: Proc. 32nd Int. Conf. on Automation Technology, Automation 2009, Tainan, Taiwan, R:O:C: Chinese Institute of Automation Engineering, National Cheng Kung University, pp. 283–288. University of Cincinnati (2009)

    Google Scholar 

  11. Keser, T.: Automated Intelligent System For Ceramic Tiles Classification, University J.J.Strossmayer in Osijek, Faculty of Electrical Engineering, thesis, Osijek (2009)

    Google Scholar 

  12. Harris, M.: Optimizing Parallel Reduction in CUDA, NVIDIA Developer Technology, http://developer.download.nvidia.com/compute/cuda/1_1/Website/projects/reduction/doc/reduction.pdf

  13. NVIDIA Corporation, Specifications NVIDIA GeForce 9800GT, NVIDIA Corporation, http://www.nvidia.com/object/product_geforce_9800gt_us.html

  14. Intel Corporation, Intel Core2 Quad Processor Specifications, Intel Corporation, http://www.intel.com/products/processor/core2quad/specifications.htm

Download references

Author information

Authors and Affiliations

  1. Faculty of Electrical Engineering, University J.J. Strosmayer, Kneza Trpimira 2b, Osijek, Croatia

    Tomislav Matić & Željko Hocenski

Authors
  1. Tomislav Matić
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Željko Hocenski
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. School of Engineering, The Parade, Cardiff University, CF24 3AA, Cardiff, UK

    Rossitza Setchi

  2. Dept. of Computer Science and Software Engineering, BUckingham Building, Lion Terrace, University of Portsmouth, PO1 3HE, Portsmouth, UK

    Ivan Jordanov

  3. KES International, 145-157, St. John Street, EC1V 4PY, London, UK

    Robert J. Howlett

  4. School of Electrical and Information Engineering, University of South Australia, ,, Adelaide, Mawson Lakes Campus, 5095, SA, Australia

    Lakhmi C. Jain

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Matić, T., Hocenski, Ž. (2010). Parallel Processing with CUDA in Ceramic Tiles Classification. In: Setchi, R., Jordanov, I., Howlett, R.J., Jain, L.C. (eds) Knowledge-Based and Intelligent Information and Engineering Systems. KES 2010. Lecture Notes in Computer Science(), vol 6276. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15387-7_34

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-15387-7_34

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-15386-0

  • Online ISBN: 978-3-642-15387-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation