Skip to main content

Performance Evaluation and Scaling of a Multiprocessor Architecture Emulating Complex SNN Algorithms

  • Conference paper
Evolvable Systems: From Biology to Hardware (ICES 2010)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 6274))

Included in the following conference series:

Abstract

The performance analysis of an efficient multiprocessor architecture that allows accelerating the emulation of large-scale Spiking Neural Networks (SNNs) is reported. After describing the architecture and the complex SNN algorithm mapping, the performance study demonstrates that the system can emulate up to 10,000 300-synapse neurons in real time at 64 MHz with conventional FPGAs. Important improvements can be achieved by using advanced technology and increased clock rate or by means of simple architecture modifications. The architecture is flexible enough to be efficiently applied to any SNN model in general.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Maass, W.: Computation with spiking neurons. In: Arbib, M.A. (ed.) The Handbook of Brain Theory and Neural Networks, 2nd edn., pp. 1080–1083. MIT Press, Cambridge (2003)

    Google Scholar 

  2. Teuscher, C.: FPGA Implementations of Neural Networks. IEEE Transactions on Neural Networks 18(5), 1550 (2007)

    Article  Google Scholar 

  3. Bellis, S., et al.: FPGA implementation of spiking neural networks - an initial step towards building tangible collaborative autonomous agents. In: Proceedings of IEEE International Conference on Field-Programmable Technology, pp. 449–452 (2004)

    Google Scholar 

  4. Moreno, J.M., Thoma, Y., Sanchez, E.: Poetic: A Hardware Prototyping Platform With Bioinspired Capabilities. In: Proceedings of the International Conference Mixed Design of Integrated Circuits and System, MIXDES 2006, pp. 363–368 (2006)

    Google Scholar 

  5. Harkin, J., Morgan, F., Hall, S., Dudek, P., Dowrick, T., McDaid, L.: Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks. In: International Conference on Field Programmable Logic and Applications, FPL 2008, pp. 483–486 (2008)

    Google Scholar 

  6. Li, X.-C., Mao, J.-F.: An area-efficient very large scale integration architecture for modified Euclidean algorithm with dynamic storage technique. International Journal of Electronics 96, 837–842 (2009)

    Article  Google Scholar 

  7. Naga, K.G., Jim, G., Ritesh, K., Dinesh, M.: GPUTeraSort: High Performance Graphics Coprocessor Sorting for Large Database Management. SIGMOD (2006)

    Google Scholar 

  8. Morgan, F., Cawley, S., McGinley, B., Pande, S., McDaid, L.J., Glackin, B., Maher, J., Harkin, J.: Exploring the evolution of NoC-based Spiking Neural Networks on FPGAs. In: International Conference on Field-Programmable Technology, FPT 2009, pp. 300–303 (2009)

    Google Scholar 

  9. Plana, S.B.F.L.A., Temple, S., Khan, M., Shi, Y., Wu, J., Yang, S.: A GALS Infrastructure for a Massively Parallel Multiprocessor. IEEE Transactions on IEEE Design & Test of Computers 24(5), 454–463 (2007)

    Article  Google Scholar 

  10. Sanchez, E., Perez-Uribe, A., Upegui, A., Thoma, Y., Moreno, J.M., Napieralski, A., Villa, A., Sassatelli, G., Volken, H., Lavarec, E.: PERPLEXUS: Pervasive Computing Framework for Modeling Complex Virtually-Unbounded Systems. In: Second NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2007, pp. 587–591 (2007)

    Google Scholar 

  11. Iglesias, J.: Dynamics of pruning in simulated large-scale spiking neural networks, Switzerland (2005)

    Google Scholar 

  12. Madrenas, J., Moreno, J.M.: Strategies in SIMD Computing for Complex Neural Bioinspired Applications. In: AHS Proceedings of the 2009 NASA/ESA Conference on Adaptive Hardware and Systems, Moscone Convention Center, San Francisco, California, USA, July 29 – August 1, pp. 376–381 (2009)

    Google Scholar 

  13. Moreno, J.M., Madrenas, J.: A Reconfigurable Architecture for Emulating Large-Scale Bio-inspired Systems. In: Proc. IEEE Congress on Evolutionary Computation CEC 2009, Trondheim, Norway, May 18-21, pp. 126–133 (2009)

    Google Scholar 

  14. Izhikevich, E.: Polychronization: Computation with Spikes. Neural Computation 18, 245–282 (2006)

    Article  MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Sánchez, G., Madrenas, J., Moreno, J.M. (2010). Performance Evaluation and Scaling of a Multiprocessor Architecture Emulating Complex SNN Algorithms. In: Tempesti, G., Tyrrell, A.M., Miller, J.F. (eds) Evolvable Systems: From Biology to Hardware. ICES 2010. Lecture Notes in Computer Science, vol 6274. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15323-5_13

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-15323-5_13

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-15322-8

  • Online ISBN: 978-3-642-15323-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics