Abstract
We introduce a structured methodology for the generation of executable test environments from textual requirement specifications via UML class diagrams and the application of the classification tree methodology for embedded systems. The first phase is a stepwise transformation from unstructured English text into a textual normal form (TNF), which is automatically translated into UML class diagrams. After annotations of the class diagrams and the definition of test cases by sequence diagrams, both are converted into classification trees. From the classification trees we can finally generate SystemVerilog code. The methodology is introduced and evaluated by the example of an Adaptive Cruise Controller.
Chapter PDF
Similar content being viewed by others
References
Bailin, S.C.: An Object-Oriented Requirements Specifications Method. Communication of the ACMÂ 32(5) (May 1989)
Bergeron, J., Cerny, E., Nightingale, A., Hunter, A.: Verification Methodology Manual for System Verilog. Springer, Heidelberg (2006)
Bernin, F., Lundell, M., Lundkvist, O.: Automotive System Case Study, Deliverable D1.1 PUSSEE Project IST-2000-30103 (2002)
Conrad, M.: Modell-basierter Test eingebetteter Software im Automobil: Auswahl und Beschreibung von Testszenarien. Deutscher Universitätsverlag (2004)
Grossmann, J., Conrad, M., Fey, I., Krupp, A., Lamberg, K., Wewetzer, C.: TestML – A Test Exchange Language for Model-based Testing of Embedded Software. In: Automotive Software Workshop 2006, San Diego (March 2006)
Grochtmann, M., Grimm, K.: Software Testing, Verification and Reliability: Classification Trees for Partition Testing. John Wiley & Sons Verlag, Chichester (2006)
IEEE: Draft Specification for Component Standard of Automatic Test Markup Language (ATML) for Exchanging Test Results via XML (December 2004)
IEEE: IEEE Std.1800-2005 - Standard for SystemVerilog Unified Hardware Design, Specification and Verification Language (November 2005)
IEEE: IEEE Std.1850-2005 - IEEE Standard for Property Specification Language (PSL) (September 2005)
IEEE: IEEE Std.1647-2006 - The Functional Verification Language ’e’ (March 2006)
IEC: Functional safety electrical/electronic/programmable electronic safety-related systems - IEC 61508 Part 1-7, Geneva, Switzerland (1998)
Krupp, A.: Verification Plan for Systematic Verification of Mechatronic Systems. Doctorial Thesis, Paderborn University (2008)
Offutt, J., Abdurazik, A.: Generating Tests from UML Specifications. In: France, R.B., Rumpe, B. (eds.) UML 1999. LNCS, vol. 1723, pp. 416–429. Springer, Heidelberg (1999)
Ostrand, T.J., Balcer, M.J.: The Category-Partition Method for Specifying and Generating Functional Tests. ACM, New York (1988)
OVM Homepage, www.ovmworld.org
Schieferdecker, I., Dai, Z.R., Grabowski, J., Rennoch, A.: The UML 2.0 Testing Profile and its Relation to TTCN-3. In: Proc. of TestCom 2003, Sophia Antipolis (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 IFIP
About this paper
Cite this paper
Mueller, W., Bol, A., Krupp, A., Lundkvist, O. (2010). Generation of Executable Testbenches from Natural Language Requirement Specifications for Embedded Real-Time Systems. In: Hinchey, M., et al. Distributed, Parallel and Biologically Inspired Systems. DIPES BICC 2010 2010. IFIP Advances in Information and Communication Technology, vol 329. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-15234-4_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-15234-4_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-15233-7
Online ISBN: 978-3-642-15234-4
eBook Packages: Computer ScienceComputer Science (R0)