Abstract
A high speed security algorithm is always important for wired/wireless environment. The symmetric block cipher plays a major role in the bulk data encryption. One of the best existing symmetric security algorithms to provide data security is AES. AES has the advantage of being implemented in both hardware and software. We implement the AES in hardware because the hardware implementation has the advantage of increased throughput and offers better security. In order to reduce the constraint on the hardware resources while implementing the look-up table based s-box we propose a search based s-box architecture. Also the pipelined architecture of the AES algorithm is used in order to increase the throughput of the algorithm. The key schedule algorithm of the AES encryption is also pipelined.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Elbirt, J., Yip, W., Chetwynd, B., Paar, C.: An FPGA Implementation and Performance evaluation of the AES Block Cipher Candidate Algorithm Finalist. In: The third AES Conference (AES3), New York (April 2000), http://csrc.nist.gov
Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA Implementation and Performance evaluation of the AES Block Cipher Candidate Algorithm Finalist. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9(4) (August 2001)
Zhang, X., Parhi, K.K.: Implementation Approaches for the Advanced Encryption Standard Algorithm. IEEE Circuits and Systems Magazine 2(4), 24–46 (fourth quarter 2002)
Gaj, K., Chodowiec, P.: Hardware performance of the AES finalists survey and analysis of results, citeseer.ist.psu.edu/460345.html
National Institute of Standards and Technology, Specification for the Advanced Encryption Standard (AES). FIPS PUB 197 (2001), http://csrc.nist.gov
Stallings, W.: Cryptography and Network Security- Principles and Practice, 3rd edn. Pearson Education, London
Rabaey, J.M.: Digital Integrated Circuits. Prentice-Hall, Englewood Cliffs (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Subashri, T., Arunachalam, R., Gokul Vinoth Kumar, B., Vaidehi, V. (2010). Pipelining Architecture of AES Encryption and Key Generation with Search Based Memory. In: Meghanathan, N., Boumerdassi, S., Chaki, N., Nagamalai, D. (eds) Recent Trends in Network Security and Applications. CNSA 2010. Communications in Computer and Information Science, vol 89. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-14478-3_23
Download citation
DOI: https://doi.org/10.1007/978-3-642-14478-3_23
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-14477-6
Online ISBN: 978-3-642-14478-3
eBook Packages: Computer ScienceComputer Science (R0)