Abstract
Two structures of the processors for the autoregressive analysis are considered. The first of them implements the Durbin algorithm using the rational fraction calculations. Such calculations provide higher precision than integer calculations do, and are simpler than the floating point calculations. The second of them implements the adaptive lattice filter. These processors are configured in FPGA, and give the possibility of the signal analysis with the sampling frequency up to 300 MHz.
They provide new opportunities for the real time signal analysis and adaptive filtering in radio receivers, ultrasonic devices, wireless communications, etc.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Candy, F.V.: Model-Based Signal Processing, p. 677. Wiley, Hoboken (2006)
Brent, R.P.: Old and new algorithms for Toeplitz systems. In: Proc. SPIE. Advanced Algorithms and Architectures for Signal Processing III, vol. 975. SPIE, Bellingham (1989)
Bojanchuk, A.W., Brent, R.P., de Hoog, F.R.: Linearly Connected Arrays for Toeplitz Least-Squares Problems. J. of Parallel and Distributed Computing 9, 261–270 (1990)
Sergyienko, A., Maslennikow, O.: Implementation of Givens QR Decomposition inFPGA. In: Wyrzykowski, R., Dongarra, J., Paprzycki, M., Waśniewski, J. (eds.) PPAM 2001. LNCS, vol. 2328, pp. 453–459. Springer, Heidelberg (2002)
Sergyienko, A., Maslennikow, O., Lepekha, V.: FPGA Implementation of the Conjugate Gradient Method. In: Wyrzykowski, R., Dongarra, J., Meyer, N., Waśniewski, J. (eds.) PPAM 2005. LNCS, vol. 3911, pp. 526–533. Springer, Heidelberg (2006)
Karlström, P., Ehliar, A., Liu, D.: High performance, low latency FPGA based floating point adder and multiplier units in a Virtex4. In: 24th IEEE Norchip Conf., Linköping, Sweden, November 20-21, pp. 31–34 (2006)
Widrow, B., Stearns, S.D.: Adaptive Signal Processing. Prentice-Hall, Englewod Clifs (1985)
Pohl, Z., Matouek, R., Kadlec, J., Tichý, M., Lícko, M.: Lattice adaptive filter implementation for FPGA. In: Proc. 2003 ACM/SIGDA 11th Int. Symp., Monterey, California, USA, pp. 246–250 (2003)
Hwang, Y.T., Han, J.C.: A novel FPGA design of a high throughput rate adaptive prediction error filter. In: 1st IEEE Asia Pacific Conf. on ASICs, AP-ASIC 1999, pp. 202–205 (1999)
Lin, A.Y., Gugel, K.S.: Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP blocks. In: 3rd IEEE IWSOC 2003, pp. 157–160 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sergiyenko, A., Maslennikow, O., Ratuszniak, P., Maslennikowa, N., Tomas, A. (2010). Application Specific Processors for the Autoregressive Signal Analysis. In: Wyrzykowski, R., Dongarra, J., Karczewski, K., Wasniewski, J. (eds) Parallel Processing and Applied Mathematics. PPAM 2009. Lecture Notes in Computer Science, vol 6067. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-14390-8_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-14390-8_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-14389-2
Online ISBN: 978-3-642-14390-8
eBook Packages: Computer ScienceComputer Science (R0)