An Energy-Efficient FPGA-Based Packet Processing Framework

  • Dániel Horváth
  • Imre Bertalan
  • István Moldován
  • Tuan Anh Trinh
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6164)


Modern packet processing hardware (e.g. IPv6-supported routers) demands high processing power, while it also should be power-efficient. In this paper we present an architecture for high-speed packet processing with a hierarchical chip-level power management that minimizes the energy consumption of the system. In particular, we present a modeling framework that provides an easy way to create new networking applications on an FPGA based board. The development environment consists of a modeling environment, where the new application is modeled in SystemC. Furthermore, our power management is modeled and tested against different traffic loads through extensive simulation analysis. Our results show that our proposed solution can help to reduce the energy consumption significantly in a wide range of traffic scenarios.


energy management packet processing 


  1. 1.
    Antos, D., Rehak, V., Korenek, J.: Hardware Router’s Lookup Machine and its Formal Verification. In: ICN 2004 Conference Proceedings (2004)Google Scholar
  2. 2.
    Ciobotaru, M., Ivanovici, M., Beuran, R., Stancu, S.: Versatile FPGA-based Hardware Platform for Gigabit Ethernet Applications. In: 6th Annual Postgraduate Symposium, Liverpool, UK, June 27-28 (2005)Google Scholar
  3. 3.
    Ou, J., Prasanna, V.K.: Rapid Energy Estimation of Computations on FPGA-based Soft Processors. In: IEEE System-on-Chip Conference (2004)Google Scholar
  4. 4.
    Werner, M., Richling, J., Milanovic, N., Stantchev, V.: Composability Concept for Dependable Embedded Systems. In: Proceedings of the International Workshop on Dependable Embedded Systems at the 22nd Symposium on Reliable Distributed Systems (SRDS 2003), Florence, Italy (2003)Google Scholar
  5. 5.
    OSCI SystemC 2.2.0 Documentation: User’s Guide, Functional Specifications, Language Reference Manual,
  6. 6.
    Teuchert, D., Hauger, S.: A Pipelined IP Address Lookup Module for 100 Gbps Line Rates and beyond. The Internet of Future, 148–157 (2009) ISBN 978-3-642-03699-6Google Scholar
  7. 7.
    Intel White Paper: Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor (March 2004),
  8. 8.
    Liberouter project homepage,
  9. 9.
    Possley, N.: Traffic Management in Xilinx FPGAs, White Paper, April 10 (2006)Google Scholar
  10. 10.
    Kennedy, A., et al.: Low Power Architecture for High Speed Packet Classification. In: ANCS 2008, San Jose, CA, USA, November 6-7 (2008)Google Scholar
  11. 11.
    Iranli, A., Pedram, M.: System-level power management: An overview. In: Chen, W.-K. (ed.) The VLSI Handbook, 2nd edn. Taylor and Francis, Abington (December 2006)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Dániel Horváth
    • 1
  • Imre Bertalan
    • 1
  • István Moldován
    • 1
  • Tuan Anh Trinh
    • 2
  1. 1.Inter-University Cooperative Research Centre for Telecommunications and InformaticsBudapest University of Technology and Economics 
  2. 2.Department of Telecommunications and MediainformaticsBudapest University of Technology and EconomicsBudapestHungary

Personalised recommendations