Abstract
The PCNN image processing algorithms are generally programmed on PC platform [1], [2]. These algorithms have fully demonstrated their outstanding performance. With the development of large-scale integrated circuit technology, the hardware implementation of neural network becomes more and more imperative. The combination of the DSP, FPGA (Field-Programmable Gate Array) and other hardware with neural network provides a standout platform for further research and application of neural network information processing. This chapter will discuss the FPGA implementation of the PCNN image processing algorithm.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Waldemark J, Becanovic V, Lindblad T, Lindsey CS (1997) Hybrid Neural Networks for Automatic Target Recognition. In: IEEE International Conference on Systems, Man, and Cybernetics, Orlando, 12–15 October 1997
Larsson M, Holmstr?m Ch (1997) A study of Pulse Coupled Neural Networks for Feature extraction in Classifying Aurora Borealis. Diploma work, Department of Computer Science, Umea University, Sweden
Chua LO, Yang L (1988) Cellular Neural Networks: Theory. IEEE Transactions on Circuits and Systems 35(10): 1257–1272
Kinget P, Steyaert MSJ (1995) A programmable analog cellular neural network CMOS chip for high speed image processing. IEEE Journal of Solid-State Circuits 30(3): 235–243
Becanovic V (1996) DiplomaWork, KTH, Stockholm, TRITA-FYS-9041, 96: 9041
Wilamowski BM, Jaeger RC, Padgett ML, and Myers LJ (1996) CMOS implementation of a pulse-coupled neuron cell. In: IEEE International Conference on Neural Networks, Washington, 3–6 June 1996
Ota Y, Wilamowski BM (1999) Analog Implementation of Pulse-Coupled Neural Networks. IEEE Transactions on Neural Networks 10(3): 539–544
Chacon MMI, Zimmerman SA, Sanchez AD (2002) A pulse-coupled neural network processor. The 2002 International Joint Conference on Neural Networks 2: 1581–1584
Kinser JM, Lindblad Th (1999) Implementation of the Pulse-Coupled Neural Network in a CNAPS environment. IEEE Transactions on Neural Networks 10(3): 591–599
Lindblad T, Kinser JM (1998) Image Processing Using Pulse Coupled Neural Networks. Springer, London 146–151
Ota, Y (2002) VLSI structure for static image processing with pulse-coupled neural network. In: IEEE 28th Annual Conference of Industrial Electronics Society, Sevilla, 5–8 November 2002
Matolin D, Schreiter J, Schiiffny R et al. (2004) Simulation and implementation of an analog VLSI pulse-coupled neural network for image segmentation. In: The 47th IEEE International Midwest Symposium on Circuits and Systems, Hiroshim, 25–28 July 2004
Gust C (1965) Work presented at the PCNN International Workshop. University of California at San Diego. MICOM, Huntsville
Swain MJ, Ballard D (1991) Color indexing. International Journal of Computer Vision 7(1): 11–32
Forchheimer R, Ingelhag P, Jansson C (1992) MAPP2200: A second generation smart optical sensor. In Proceedings of SPIE, Image Processing, and Interchange, 1659: 2–11
Waldemark J, Lindblad T, Millberg M et al. (2000) Implementation of a pulse coupled neural network in FPGA. International Journal of Neural Systems 10(3): 171–177
Millberg M, ?berg J, Waldemark J, et al. (1998) Generic VHDL Implementation of a PCNN with Loadable Coefficients. Proceedings of SPIE 3728:186–197
Vega-Pineda J, Chacon-M I, Camarillo-Cisneros R (2006) Synthesis of pulsecoupled neural networks in FPGAS for real-time image segmentation. In: IEEE International Joint Conference on Neural Networks, Vancouver, 16–21 July 2006
Wang X, Ma YD (2010), Implementation of PCNN image segmentation with the maximum entropy rule on FPGA of Altera DEC-2. IEEE Transactions on Circuits and Systems (under review).
Ma YD, Dai R L, Li L (2001) A new algorithm of image segmentation based on pulse-coupled neural networks and the entropy of images. In: The 8th International Conference on Neural Information Processing Shanghai, 14–18 November 2001.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2010 Higher Education Press, Beijing and Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Ma, Y., Zhan, K., Wang, Z. (2010). FPGA Implementation of PCNN Algorithm. In: Applications of Pulse-Coupled Neural Networks. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-13745-7_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-13745-7_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-13744-0
Online ISBN: 978-3-642-13745-7
eBook Packages: Computer ScienceComputer Science (R0)