Skip to main content

Using the Meeting Graph Framework to Minimise Kernel Loop Unrolling for Scheduled Loops

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 5898))

Abstract

This paper improves our previous research effort [1] by providing an efficient method for kernel loop unrolling minimisation in the case of already scheduled loops, where circular lifetime intervals are known. When loops are software pipelined, the number of values simultaneously alive becomes exactly known giving better opportunities for kernel loop unrolling. Furthermore, fixing circular lifetime intervals allows us to reduce the algorithmic complexity of our method compared to [1] by computing a new research space for minimal kernel loop unrolling. The meeting graph (MG) is one of the [3] frameworks proposed in the literature which models loop unrolling and register allocation together in a common formal framework for software pipelined loops. Although MG significantly improves loop register allocation, the computed loop unrolling may lead to unpractical code growth.

This work proposes to minimise the loop unrolling degree in the meeting graph by making an adaptation of [1] the approach described in . We explain how to reduce the research space for minimal kernel loop unrolling in the context of MG, yielding to a reduced algorithmic complexity. Furthermore, our experiments on SPEC2000, SPEC2006, MEDIABENCH and FFMPEG show that in concrete cases the loop unrolling minimisation is very fast and the minimal loop unrolling degree for 75% of the optimised loops is equal to 1 (i.e. no unroll), while it is equal to 7 when the software pipelining (SWP) schedule is not fixed.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bachir, M., Touati, S.-A.-A., Cohen, A.: Post-pass periodic register allocation to minimise loop unrolling degree. In: LCTES 2008: Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems, pp. 141–150. ACM, New York (2008)

    Chapter  Google Scholar 

  2. Lelait, S., Eisenbeis, C.: Lora, a package for loop optimal register allocation. Technical report, INRIA, France (June 1999)

    Google Scholar 

  3. de Werra, D., Eisenbeis, C., Lelait, S., Marmol, B.: On a graph-theoretical model for cyclic register allocation. Discrete Applied Mathematics 93(2-3), 191–203 (1999)

    Article  MATH  MathSciNet  Google Scholar 

  4. Dehnert, J.C., Hsu, P.Y.-T., Bratt, J.P.: Overlapped loop support in the cydra 5. In: ASPLOS-III: Proceedings of the third international conference on Architectural support for programming languages and operating systems, pp. 26–38. ACM, New York (1989)

    Chapter  Google Scholar 

  5. C. Eisenbeis, S. Lelait, B. Marmol. The meeting graph: a new model for loop cyclic register allocation. In: PACT 1995: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, Manchester, UK, pp. 264–267. IFIP Working Group on Algol (1995)

    Google Scholar 

  6. Hendren, L.J., Gao, G.R., Altman, E.R., Mukerji, C.: A register allocation framework based on hierarchical cyclic interval graphs. In: Pfahler, P., Kastens, U. (eds.) CC 1992. LNCS, vol. 641, pp. 176–191. Springer, Heidelberg (1992)

    Google Scholar 

  7. Faraboschi, P., Fisher, J.A., Young, C.: Embedded Computing: a VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann Publishers, San Francisco (2005)

    Google Scholar 

  8. Jourdan, M., Wang, J., Eisenbeis, C., Su, B.: Decomposed software pipelining: a new perspective and a new approach. International Journal Parallel Programming 22(3), 351–373 (1994)

    Article  Google Scholar 

  9. Lam, M.: Software pipelining: an effective scheduling technique for vliw machines. SIGPLAN Not. 23(7), 318–328 (1988)

    Article  Google Scholar 

  10. Lelait, S.: Contribution á l’allocation de registres dans les boucles. PhD thesis, Université d’Orléans (January 1996)

    Google Scholar 

  11. Nicolau, A., Potasman, R., Wang, H.: Register allocation, renaming and their impact on fine-grain parallelism. In: Banerjee, U., Nicolau, A., Gelernter, D., Padua, D.A. (eds.) LCPC 1991. LNCS, vol. 589, pp. 218–235. Springer, Heidelberg (1992)

    Chapter  Google Scholar 

  12. Rau, B.R., Lee, M., Tirumalai, P.P., Schlansker, M.S.: Register allocation for software pipelined loops. SIGPLAN Not. 27(7), 283–299 (1992)

    Article  Google Scholar 

  13. Marmol, B., Lelait, S.: Allocation cyclique de registres et déroulage de boucles. Technique et Science Informatiques 16(5), 583–608 (1997)

    Google Scholar 

  14. Touati, S.-A.-A., Eisenbeis, C.: Early Periodic Register Allocation on ILP Processors. Parallel Processing Letters 14(2), 287–313 (2004)

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bachir, M., Gregg, D., Touati, SAA. (2010). Using the Meeting Graph Framework to Minimise Kernel Loop Unrolling for Scheduled Loops. In: Gao, G.R., Pollock, L.L., Cavazos, J., Li, X. (eds) Languages and Compilers for Parallel Computing. LCPC 2009. Lecture Notes in Computer Science, vol 5898. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-13374-9_19

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-13374-9_19

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-13373-2

  • Online ISBN: 978-3-642-13374-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics