Advertisement

An Efficient Hardware Architecture from C Program with Memory Access to Hardware

  • Akira Yamawaki
  • Seiichi Serikawa
  • Masahiko Iwane
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 6017)

Abstract

To improve the performance and power-consumption of the system-on-chip (SoC), the software processes are often converted to the hardware. However, to extract the performance of the hardware as much as possible, the memory access must be improved. In addition, the development period of the hardware has to be reduced because the life-cycle of SoC is commonly short. This paper proposes a design-level hardware architecture (semi-programmable hardware: SPHW) which is inserted onto the pass from C to hardware. On the SPHW, the memory accesses and buffers are realized by the software programming and parameters respectively. By using the SPHW you can easily develop the data processing hardware containing the efficient memory access controller at C-level abstraction. Compared with the conventional cases, the SPHW can reduce the development time significantly. The experimental result also shows that you can employ the SPHW as the final product if the memory access latency is hidden enough.

Keywords

Discrete Wavelet Transform Memory Access Ring Register Hardware Architecture Hardware Description Language 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Agility Design Solutions Inc.: Handel-C Language Reference Manual RM-1003-4.4. Agility (2007)Google Scholar
  2. 2.
    Angelopoulou, M.E., Masselos, K., Cheung, P.Y.K., Andreopoulos, Y.: Implementation and Comparison of the 5/3 lifting 2D Discrete Wavelet Transform Computation Schedules on FPGAs. Journal of Signal Processing Systems 51(1), 3–21 (2008)CrossRefGoogle Scholar
  3. 3.
    Gupta, S., Savoiu, N., Dutt, N., Gupta, R., Nicolau, A.: Using global code motions to improve the quality of results for high-level synthesis. IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems 23(2), 302–312 (2004)CrossRefGoogle Scholar
  4. 4.
    Lau, D., Pritchard, O., Molson, P.: Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO Standard C Functions. In: IEEE Symp. on Field-Programmable Custom Computing Machines, pp. 45–56 (2006)Google Scholar
  5. 5.
    Liang, X., Jean, J.: Data buffering and allocation in mapping generalized template matching on reconfigurable systems. The Journal of Supercomputing 1(19), 77–91 (2001)CrossRefGoogle Scholar
  6. 6.
    Mitrionics: Mitrion Users’Guide 1.5.0-001. Mitrionics (2008)Google Scholar
  7. 7.
    NIST: Federal Information Processing Standard Publication 197, Advanced encryption standard (AES) (2001), http://csrc.nist.gov/publications/fips/fips197/fips197.pdf
  8. 8.
    Park, J., Diniz, P.C.: Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines. In: Proc. of Intl. Symp. on Systems Synthesis, October 2001, pp. 221–226 (2001)Google Scholar
  9. 9.
    Pellerin, D., Thibault, S.: Practical FPGA Programming in C. Prentice-Hall, Englewood Cliffs (2005)Google Scholar
  10. 10.
    Vanderwiel, S.P.: Data Prefetch Mechanisms. ACM Computing Surveys 32(2), 174–199 (2000)CrossRefGoogle Scholar
  11. 11.
    Xilinx: ML401/ML402/ML403 Evaluation Platform User Guide. Xilinx (2006)Google Scholar
  12. 12.
    Yamawaki, A., Morita, K., Iwane, M.: An FPGA Implementation of a DWT with 5/3 Filter Using Semi-Programmable Hardware. In: Proc. of the Asia Pacific Conference on Circuits and Systems, pp. 709–712 (2008)Google Scholar
  13. 13.
    Yamawaki, A., Serikawa, S., Iwane, M.: An Efficient Comparative Evaluation to Buffering Methods for Window-based Image Processing Using Semi-programmable Hardware. In: Proc. of the International Conference on Engineering of Reconfigurable Systems & Algorithms, pp. 233–239 (2009)Google Scholar
  14. 14.
    Yu, H., Leeser, M.: Optimizing data intensive window-based image processing on reconfigurable hardware boards. In: Proc. of Workshop on Signal Processing Systems Design and Implementation, November 2005, pp. 491–496 (2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2010

Authors and Affiliations

  • Akira Yamawaki
    • 1
  • Seiichi Serikawa
    • 1
  • Masahiko Iwane
    • 2
  1. 1.Kyushu Institute of TechnologyKitakyushuJapan
  2. 2.Yuundo, Ltd.Japan

Personalised recommendations