Abstract
This manuscript presents the digital hardware realization of a wavelet based event detector for cardiac pacemaker applications. The architecture of the detector is partially folded to minimize hardware cost. An energy model is applied to evaluate the energy efficiency in the sub-threshold (sub-V T ) domain. The design is synthesized in 65 nm low leakage-high threshold CMOS technology, and it is shown that folding reduces the area cost by 30.6 %. Folding decreases energy dissipation of the circuit by 14.4 % in the sub-V T regime, where the circuit dissipates 3.3 pJ per sample at V DD =0.26 V.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Akgun, O., Leblebici, Y.: Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime. J. Low Power Electronics 3(3), 320–336 (2008)
Åström, M., Olmos, S., Sörnmo, L.: Wavelet-based event detection in implantable cardiac rhythm management devices. IEEE Trans. Biomed. Eng. 53(3) (March 2006)
Calhoun, B., Wang, A., Chandrakasan, A.: Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE Journal of Solid-State Circuits 40(9), 1778–1786 (2005)
Corless, R., Gonnet, G., Hare, D., Jeffrey, D., Knuth, D.: On the LambertW function. Advances in Computational Mathematics 5(1), 329–359 (1996)
Haddad, S., Houben, R., Serdijin, W.: The evolution of pacemakers. IEEE Engineering in Medicine and Biology Magazine 25(3), 38–48 (2006)
Kulkarni, J.P., Kim, K., Roy, K.: A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE Journal of Solid-State Circuits 42(10) (2007)
Kwong, J., Chandrakasan, A.: Variation-driven device sizing for minimum energy sub-threshold circuits. In: Proceedings of the 2006 international symposium on Low power electronics and design, pp. 8–13. ACM, New York (2006)
Rodrigues, J., Olsson, L., Sörnmo, T., Öwall, V.: Digital implementation of a wavelet-based event detector for cardiac pacemakers. IEEE Transactions on Circuits and Systems I: Regular Papers 52(12), 2686–2698 (2005)
Vittoz, E.: Low-Power Electronics Design, ch. 16. CRC Press LLC, Boca Raton (2004)
Wang, A., Chandrakasan, A.: A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits 40(1), 310–319 (2005)
Wong, L., Hossain, S., Ta, A., Edvinsson, J., Rivas, D., Naas, H.: A very low-power cmos mixed-signal ic for implantable pacemaker applications. IEEE Journal of Solid-State Circuits 39(12), 2446–2456 (2004)
Zhai, B., Blaauw, D., Sylvester, D., Flautner, K.: Theoretical and practical limits of dynamic voltage scaling. In: Proceedings of the 41st Annual Conference on Design Automation, pp. 868–873. ACM, New York (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Rodrigues, J.N., Akgun, O.C., Acharya, P., de la Calle, A., Leblebici, Y., Öwall, V. (2010). Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_39
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_39
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)