Abstract
This paper proposes a new approach for the analysis of the power consumption at the logic level of complex static CMOS gates. A new methodology for the capacitance modeling is described, which considers a mathematic model of equivalent concentrated capacitance at each external node of the gate. To generate this model, all the possible combinations of input vectors transitions and their capacitive effects are analyzed. A set of complex gates is modeled and the dissipated power is estimated with 100 input vectors. The results are compared with electric level simulation, using the Hspice tool of the Synopsys, and logic level, with Prime Power. A maximum error of 6.7% for a complex logic gate (OAI321) is found. Furthermore, to validate the method, power estimation of circuits composed essentially of complex gates was obtained and the maximum error found in this case was 6.2%. The main advantage of the method is the estimation time, which can be up to 160 times faster.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Rabaey, J.M.: Digital Integrated Circuits: A Design Perspective. Prentice-Hall, New Jersey (1996)
PowerTheater - Low Power Design & Power Analysis For Nanometer System-on-Chip Design. DisponÃvelem, http://www.sequencedesign.com/2_solutions/2b_power_theater.html
Xpower Data sheet, http://www.xilinx.com/xlnx/xebiz/designResources
PrimePower Full-Chip Dynamic Power Analysis for Multimillion-Gate Designs Data sheet, http://www.synopsys.com/galaxypower
Sentovich, E.M., et al.: SIS: A System for Sequential Circuit Synthesis. Electronics Research Lab. University of California, Berkeley (1992)
Synopsys University Program, http://www.synopsys.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ghissoni, S., dos Santos Martins, J.B., da Luz Reis, R.A., Monteiro, J.C. (2010). Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_34
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_34
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)