Skip to main content

Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2009)

Abstract

Software-defined radio (SDR) terminals are critical to enable concrete and consecutive inter-working between fourth generation wireless access systems or communication modes. The next generation of SDR terminals is intended to have heavy hardware resource requirements and switching between them will introduce dynamism in respect with timing and size of resource requests. This paper presents a system-level framework which combines a cycle-accurate NoC (Network-on-Chip) simulation environment with a pre-existing SDR simulator, thus enabling a cycle accurate simulation and exploration of such complex, dynamic hardware/software SDR designs. The platform specifications are represented as a virtual architecture by a coarse-grain simulator described in SystemC that includes a set of configuration parameters. The key of our approach is that our simulator environment provides automatic wrapper tools able to explore the SDR platform parameters and simultaneously transmit the interconnection traffic in a cycle-accurate NoC simulator giving the opportunity to examine the impact of different topologies at the system bandwidth at execution time. Our simulation results have shown that we can achieve remarkable improvement at the final performance (65-40%) choosing at the early design phase specific platform configurations.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Catthoor, F., et al.: Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design. Kluwer Academic Pub., Dordrecht (1998)

    Google Scholar 

  2. Bougard, B., et al.: Cross-layer power management in wireless networks and consequences on system-level architecture. Signal Processing 86(8), 1792–1803 (2006)

    Article  MATH  Google Scholar 

  3. Mahadevan, S., Storgaard, M., Madsen, J., Virk, K.: ARTS: A System-Level Framework for Modeling MPSoC Components and Analysis of their Causality. In: Proc. MASCOTS 2005, pp. 480–483 (2005)

    Google Scholar 

  4. I AMBA AXI Protocol v1.0 Specification. 2003-2004 ARM Limited

    Google Scholar 

  5. David, L., Tennen house, D.L., Bose, V.G.: The Spectrum ware Approach to Wireless Signal Processing. Wireless Network Journal (1996)

    Google Scholar 

  6. Laurent, P.A.: Exact and approximate construction of digital phase modulations by superposition of amplitude modulated pulses (amp). IEEE Trans. Commun. (February 1986)

    Google Scholar 

  7. Trautmann, M., Mamagkakis, S., Bougard, B., Declerck, J., Umans, E., Dejonghe, A., Van der Perre, L., Catthoor, F.: Simulation framework for early phase exploration of SDR platforms: a case study of platform dimensioning. In: DATE 2009 (2009)

    Google Scholar 

  8. http://www.synopsys.com/products/cocentric_studio/cocentric_studio.html (2003)

  9. Balarin, F., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A., Watanabe, Y., Yang, G.: Concurrent execution semantics and sequential simulation algorithms for the metropolis meta-model. In: Proc. CODES 2002 (2002)

    Google Scholar 

  10. Hu, J.: Design methodologies for application specific networks-on-chip. Ph.D. dissertation, Carnegie Mellon Univ. (2005)

    Google Scholar 

  11. Murali, S., Micheli, G.D.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Proc. of DATE. IEEE Computer Society, Los Alamitos (2004)

    Google Scholar 

  12. Balarin, F., et al.: Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publisher, Massachusetts (1997)

    MATH  Google Scholar 

  13. Chou, P., et al.: IPCHINOOK: An Integrated IP-based Design Framework for Distributed Embedded Systems. In: Design Automation Conference (June 1999)

    Google Scholar 

  14. The Object Management Group: Unified Modeling Language: Superstructure. OMG ad/2003-04-01 (2003)

    Google Scholar 

  15. Object Management Group, UML Profile for Modeling and Analysis of Real-Time and Embedded systems (MARTE), Request for proposals. OMG document: realtime/05-02-06 (2005), http://www.omg.org/cgibin/doc?realtime/05-02-06

  16. Jantsch, A.: Models of computation for networks on chip. In: Proc. ACSD 2006, pp. 165–178 (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zompakis, N. et al. (2010). Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_21

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-11802-9_21

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-11801-2

  • Online ISBN: 978-3-642-11802-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics